arch-sh.h 8.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. /* SPDX-License-Identifier: LGPL-2.1 OR MIT */
  2. /*
  3. * SuperH specific definitions for NOLIBC
  4. * Copyright (C) 2025 Thomas Weißschuh <linux@weissschuh.net>
  5. */
  6. #ifndef _NOLIBC_ARCH_SH_H
  7. #define _NOLIBC_ARCH_SH_H
  8. #include "compiler.h"
  9. #include "crt.h"
  10. /*
  11. * Syscalls for SuperH:
  12. * - registers are 32bit wide
  13. * - syscall number is passed in r3
  14. * - arguments are in r4, r5, r6, r7, r0, r1, r2
  15. * - the system call is performed by calling trapa #31
  16. * - syscall return value is in r0
  17. */
  18. #define my_syscall0(num) \
  19. ({ \
  20. register long _num __asm__ ("r3") = (num); \
  21. register long _ret __asm__ ("r0"); \
  22. \
  23. __asm__ volatile ( \
  24. "trapa #31" \
  25. : "=r"(_ret) \
  26. : "r"(_num) \
  27. : "memory", "cc" \
  28. ); \
  29. _ret; \
  30. })
  31. #define my_syscall1(num, arg1) \
  32. ({ \
  33. register long _num __asm__ ("r3") = (num); \
  34. register long _ret __asm__ ("r0"); \
  35. register long _arg1 __asm__ ("r4") = (long)(arg1); \
  36. \
  37. __asm__ volatile ( \
  38. "trapa #31" \
  39. : "=r"(_ret) \
  40. : "r"(_num), "r"(_arg1) \
  41. : "memory", "cc" \
  42. ); \
  43. _ret; \
  44. })
  45. #define my_syscall2(num, arg1, arg2) \
  46. ({ \
  47. register long _num __asm__ ("r3") = (num); \
  48. register long _ret __asm__ ("r0"); \
  49. register long _arg1 __asm__ ("r4") = (long)(arg1); \
  50. register long _arg2 __asm__ ("r5") = (long)(arg2); \
  51. \
  52. __asm__ volatile ( \
  53. "trapa #31" \
  54. : "=r"(_ret) \
  55. : "r"(_num), "r"(_arg1), "r"(_arg2) \
  56. : "memory", "cc" \
  57. ); \
  58. _ret; \
  59. })
  60. #define my_syscall3(num, arg1, arg2, arg3) \
  61. ({ \
  62. register long _num __asm__ ("r3") = (num); \
  63. register long _ret __asm__ ("r0"); \
  64. register long _arg1 __asm__ ("r4") = (long)(arg1); \
  65. register long _arg2 __asm__ ("r5") = (long)(arg2); \
  66. register long _arg3 __asm__ ("r6") = (long)(arg3); \
  67. \
  68. __asm__ volatile ( \
  69. "trapa #31" \
  70. : "=r"(_ret) \
  71. : "r"(_num), "r"(_arg1), "r"(_arg2), "r"(_arg3) \
  72. : "memory", "cc" \
  73. ); \
  74. _ret; \
  75. })
  76. #define my_syscall4(num, arg1, arg2, arg3, arg4) \
  77. ({ \
  78. register long _num __asm__ ("r3") = (num); \
  79. register long _ret __asm__ ("r0"); \
  80. register long _arg1 __asm__ ("r4") = (long)(arg1); \
  81. register long _arg2 __asm__ ("r5") = (long)(arg2); \
  82. register long _arg3 __asm__ ("r6") = (long)(arg3); \
  83. register long _arg4 __asm__ ("r7") = (long)(arg4); \
  84. \
  85. __asm__ volatile ( \
  86. "trapa #31" \
  87. : "=r"(_ret) \
  88. : "r"(_num), "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4) \
  89. : "memory", "cc" \
  90. ); \
  91. _ret; \
  92. })
  93. #define my_syscall5(num, arg1, arg2, arg3, arg4, arg5) \
  94. ({ \
  95. register long _num __asm__ ("r3") = (num); \
  96. register long _ret __asm__ ("r0"); \
  97. register long _arg1 __asm__ ("r4") = (long)(arg1); \
  98. register long _arg2 __asm__ ("r5") = (long)(arg2); \
  99. register long _arg3 __asm__ ("r6") = (long)(arg3); \
  100. register long _arg4 __asm__ ("r7") = (long)(arg4); \
  101. register long _arg5 __asm__ ("r0") = (long)(arg5); \
  102. \
  103. __asm__ volatile ( \
  104. "trapa #31" \
  105. : "=r"(_ret) \
  106. : "r"(_num), "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), \
  107. "r"(_arg5) \
  108. : "memory", "cc" \
  109. ); \
  110. _ret; \
  111. })
  112. #define my_syscall6(num, arg1, arg2, arg3, arg4, arg5, arg6) \
  113. ({ \
  114. register long _num __asm__ ("r3") = (num); \
  115. register long _ret __asm__ ("r0"); \
  116. register long _arg1 __asm__ ("r4") = (long)(arg1); \
  117. register long _arg2 __asm__ ("r5") = (long)(arg2); \
  118. register long _arg3 __asm__ ("r6") = (long)(arg3); \
  119. register long _arg4 __asm__ ("r7") = (long)(arg4); \
  120. register long _arg5 __asm__ ("r0") = (long)(arg5); \
  121. register long _arg6 __asm__ ("r1") = (long)(arg6); \
  122. \
  123. __asm__ volatile ( \
  124. "trapa #31" \
  125. : "=r"(_ret) \
  126. : "r"(_num), "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), \
  127. "r"(_arg5), "r"(_arg6) \
  128. : "memory", "cc" \
  129. ); \
  130. _ret; \
  131. })
  132. #ifndef NOLIBC_NO_RUNTIME
  133. /* startup code */
  134. void _start_wrapper(void);
  135. void __attribute__((weak,noreturn)) __nolibc_entrypoint __no_stack_protector _start_wrapper(void)
  136. {
  137. __asm__ volatile (
  138. ".global _start\n" /* The C function will have a prologue, */
  139. ".type _start, @function\n" /* corrupting "sp" */
  140. ".weak _start\n"
  141. "_start:\n"
  142. "mov sp, r4\n" /* save argc pointer to r4, as arg1 of _start_c */
  143. "bsr _start_c\n" /* transfer to c runtime */
  144. "nop\n" /* delay slot */
  145. ".size _start, .-_start\n"
  146. );
  147. __nolibc_entrypoint_epilogue();
  148. }
  149. #endif /* NOLIBC_NO_RUNTIME */
  150. #endif /* _NOLIBC_ARCH_SH_H */