arch-arm64.h 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. /* SPDX-License-Identifier: LGPL-2.1 OR MIT */
  2. /*
  3. * ARM64 specific definitions for NOLIBC
  4. * Copyright (C) 2017-2022 Willy Tarreau <w@1wt.eu>
  5. */
  6. #ifndef _NOLIBC_ARCH_ARM64_H
  7. #define _NOLIBC_ARCH_ARM64_H
  8. #include "compiler.h"
  9. #include "crt.h"
  10. /* Syscalls for ARM64 :
  11. * - registers are 64-bit
  12. * - stack is 16-byte aligned
  13. * - syscall number is passed in x8
  14. * - arguments are in x0, x1, x2, x3, x4, x5
  15. * - the system call is performed by calling svc 0
  16. * - syscall return comes in x0.
  17. * - the arguments are cast to long and assigned into the target registers
  18. * which are then simply passed as registers to the asm code, so that we
  19. * don't have to experience issues with register constraints.
  20. */
  21. #define my_syscall0(num) \
  22. ({ \
  23. register long _num __asm__ ("x8") = (num); \
  24. register long _arg1 __asm__ ("x0"); \
  25. \
  26. __asm__ volatile ( \
  27. "svc #0\n" \
  28. : "=r"(_arg1) \
  29. : "r"(_num) \
  30. : "memory", "cc" \
  31. ); \
  32. _arg1; \
  33. })
  34. #define my_syscall1(num, arg1) \
  35. ({ \
  36. register long _num __asm__ ("x8") = (num); \
  37. register long _arg1 __asm__ ("x0") = (long)(arg1); \
  38. \
  39. __asm__ volatile ( \
  40. "svc #0\n" \
  41. : "=r"(_arg1) \
  42. : "r"(_arg1), \
  43. "r"(_num) \
  44. : "memory", "cc" \
  45. ); \
  46. _arg1; \
  47. })
  48. #define my_syscall2(num, arg1, arg2) \
  49. ({ \
  50. register long _num __asm__ ("x8") = (num); \
  51. register long _arg1 __asm__ ("x0") = (long)(arg1); \
  52. register long _arg2 __asm__ ("x1") = (long)(arg2); \
  53. \
  54. __asm__ volatile ( \
  55. "svc #0\n" \
  56. : "=r"(_arg1) \
  57. : "r"(_arg1), "r"(_arg2), \
  58. "r"(_num) \
  59. : "memory", "cc" \
  60. ); \
  61. _arg1; \
  62. })
  63. #define my_syscall3(num, arg1, arg2, arg3) \
  64. ({ \
  65. register long _num __asm__ ("x8") = (num); \
  66. register long _arg1 __asm__ ("x0") = (long)(arg1); \
  67. register long _arg2 __asm__ ("x1") = (long)(arg2); \
  68. register long _arg3 __asm__ ("x2") = (long)(arg3); \
  69. \
  70. __asm__ volatile ( \
  71. "svc #0\n" \
  72. : "=r"(_arg1) \
  73. : "r"(_arg1), "r"(_arg2), "r"(_arg3), \
  74. "r"(_num) \
  75. : "memory", "cc" \
  76. ); \
  77. _arg1; \
  78. })
  79. #define my_syscall4(num, arg1, arg2, arg3, arg4) \
  80. ({ \
  81. register long _num __asm__ ("x8") = (num); \
  82. register long _arg1 __asm__ ("x0") = (long)(arg1); \
  83. register long _arg2 __asm__ ("x1") = (long)(arg2); \
  84. register long _arg3 __asm__ ("x2") = (long)(arg3); \
  85. register long _arg4 __asm__ ("x3") = (long)(arg4); \
  86. \
  87. __asm__ volatile ( \
  88. "svc #0\n" \
  89. : "=r"(_arg1) \
  90. : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), \
  91. "r"(_num) \
  92. : "memory", "cc" \
  93. ); \
  94. _arg1; \
  95. })
  96. #define my_syscall5(num, arg1, arg2, arg3, arg4, arg5) \
  97. ({ \
  98. register long _num __asm__ ("x8") = (num); \
  99. register long _arg1 __asm__ ("x0") = (long)(arg1); \
  100. register long _arg2 __asm__ ("x1") = (long)(arg2); \
  101. register long _arg3 __asm__ ("x2") = (long)(arg3); \
  102. register long _arg4 __asm__ ("x3") = (long)(arg4); \
  103. register long _arg5 __asm__ ("x4") = (long)(arg5); \
  104. \
  105. __asm__ volatile ( \
  106. "svc #0\n" \
  107. : "=r" (_arg1) \
  108. : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), "r"(_arg5), \
  109. "r"(_num) \
  110. : "memory", "cc" \
  111. ); \
  112. _arg1; \
  113. })
  114. #define my_syscall6(num, arg1, arg2, arg3, arg4, arg5, arg6) \
  115. ({ \
  116. register long _num __asm__ ("x8") = (num); \
  117. register long _arg1 __asm__ ("x0") = (long)(arg1); \
  118. register long _arg2 __asm__ ("x1") = (long)(arg2); \
  119. register long _arg3 __asm__ ("x2") = (long)(arg3); \
  120. register long _arg4 __asm__ ("x3") = (long)(arg4); \
  121. register long _arg5 __asm__ ("x4") = (long)(arg5); \
  122. register long _arg6 __asm__ ("x5") = (long)(arg6); \
  123. \
  124. __asm__ volatile ( \
  125. "svc #0\n" \
  126. : "=r" (_arg1) \
  127. : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), "r"(_arg5), \
  128. "r"(_arg6), "r"(_num) \
  129. : "memory", "cc" \
  130. ); \
  131. _arg1; \
  132. })
  133. #ifndef NOLIBC_NO_RUNTIME
  134. /* startup code */
  135. void __attribute__((weak, noreturn)) __nolibc_entrypoint __no_stack_protector _start(void)
  136. {
  137. __asm__ volatile (
  138. "mov x0, sp\n" /* save stack pointer to x0, as arg1 of _start_c */
  139. "bl _start_c\n" /* transfer to c runtime */
  140. );
  141. __nolibc_entrypoint_epilogue();
  142. }
  143. #endif /* NOLIBC_NO_RUNTIME */
  144. #endif /* _NOLIBC_ARCH_ARM64_H */