arch-arm.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
  1. /* SPDX-License-Identifier: LGPL-2.1 OR MIT */
  2. /*
  3. * ARM specific definitions for NOLIBC
  4. * Copyright (C) 2017-2022 Willy Tarreau <w@1wt.eu>
  5. */
  6. #ifndef _NOLIBC_ARCH_ARM_H
  7. #define _NOLIBC_ARCH_ARM_H
  8. #include "compiler.h"
  9. #include "crt.h"
  10. /* Syscalls for ARM in ARM or Thumb modes :
  11. * - registers are 32-bit
  12. * - stack is 8-byte aligned
  13. * ( http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka4127.html)
  14. * - syscall number is passed in r7
  15. * - arguments are in r0, r1, r2, r3, r4, r5
  16. * - the system call is performed by calling svc #0
  17. * - syscall return comes in r0.
  18. * - only lr is clobbered.
  19. * - the arguments are cast to long and assigned into the target registers
  20. * which are then simply passed as registers to the asm code, so that we
  21. * don't have to experience issues with register constraints.
  22. * - the syscall number is always specified last in order to allow to force
  23. * some registers before (gcc refuses a %-register at the last position).
  24. * - in thumb mode without -fomit-frame-pointer, r7 is also used to store the
  25. * frame pointer, and we cannot directly assign it as a register variable,
  26. * nor can we clobber it. Instead we assign the r6 register and swap it
  27. * with r7 before calling svc, and r6 is marked as clobbered.
  28. * We're just using any regular register which we assign to r7 after saving
  29. * it.
  30. *
  31. * Also, ARM supports the old_select syscall if newselect is not available
  32. */
  33. #define __ARCH_WANT_SYS_OLD_SELECT
  34. #if (defined(__THUMBEB__) || defined(__THUMBEL__)) && \
  35. !defined(NOLIBC_OMIT_FRAME_POINTER)
  36. /* swap r6,r7 needed in Thumb mode since we can't use nor clobber r7 */
  37. #define _NOLIBC_SYSCALL_REG "r6"
  38. #define _NOLIBC_THUMB_SET_R7 "eor r7, r6\neor r6, r7\neor r7, r6\n"
  39. #define _NOLIBC_THUMB_RESTORE_R7 "mov r7, r6\n"
  40. #else /* we're in ARM mode */
  41. /* in Arm mode we can directly use r7 */
  42. #define _NOLIBC_SYSCALL_REG "r7"
  43. #define _NOLIBC_THUMB_SET_R7 ""
  44. #define _NOLIBC_THUMB_RESTORE_R7 ""
  45. #endif /* end THUMB */
  46. #define my_syscall0(num) \
  47. ({ \
  48. register long _num __asm__(_NOLIBC_SYSCALL_REG) = (num); \
  49. register long _arg1 __asm__ ("r0"); \
  50. \
  51. __asm__ volatile ( \
  52. _NOLIBC_THUMB_SET_R7 \
  53. "svc #0\n" \
  54. _NOLIBC_THUMB_RESTORE_R7 \
  55. : "=r"(_arg1), "=r"(_num) \
  56. : "r"(_arg1), \
  57. "r"(_num) \
  58. : "memory", "cc", "lr" \
  59. ); \
  60. _arg1; \
  61. })
  62. #define my_syscall1(num, arg1) \
  63. ({ \
  64. register long _num __asm__(_NOLIBC_SYSCALL_REG) = (num); \
  65. register long _arg1 __asm__ ("r0") = (long)(arg1); \
  66. \
  67. __asm__ volatile ( \
  68. _NOLIBC_THUMB_SET_R7 \
  69. "svc #0\n" \
  70. _NOLIBC_THUMB_RESTORE_R7 \
  71. : "=r"(_arg1), "=r" (_num) \
  72. : "r"(_arg1), \
  73. "r"(_num) \
  74. : "memory", "cc", "lr" \
  75. ); \
  76. _arg1; \
  77. })
  78. #define my_syscall2(num, arg1, arg2) \
  79. ({ \
  80. register long _num __asm__(_NOLIBC_SYSCALL_REG) = (num); \
  81. register long _arg1 __asm__ ("r0") = (long)(arg1); \
  82. register long _arg2 __asm__ ("r1") = (long)(arg2); \
  83. \
  84. __asm__ volatile ( \
  85. _NOLIBC_THUMB_SET_R7 \
  86. "svc #0\n" \
  87. _NOLIBC_THUMB_RESTORE_R7 \
  88. : "=r"(_arg1), "=r" (_num) \
  89. : "r"(_arg1), "r"(_arg2), \
  90. "r"(_num) \
  91. : "memory", "cc", "lr" \
  92. ); \
  93. _arg1; \
  94. })
  95. #define my_syscall3(num, arg1, arg2, arg3) \
  96. ({ \
  97. register long _num __asm__(_NOLIBC_SYSCALL_REG) = (num); \
  98. register long _arg1 __asm__ ("r0") = (long)(arg1); \
  99. register long _arg2 __asm__ ("r1") = (long)(arg2); \
  100. register long _arg3 __asm__ ("r2") = (long)(arg3); \
  101. \
  102. __asm__ volatile ( \
  103. _NOLIBC_THUMB_SET_R7 \
  104. "svc #0\n" \
  105. _NOLIBC_THUMB_RESTORE_R7 \
  106. : "=r"(_arg1), "=r" (_num) \
  107. : "r"(_arg1), "r"(_arg2), "r"(_arg3), \
  108. "r"(_num) \
  109. : "memory", "cc", "lr" \
  110. ); \
  111. _arg1; \
  112. })
  113. #define my_syscall4(num, arg1, arg2, arg3, arg4) \
  114. ({ \
  115. register long _num __asm__(_NOLIBC_SYSCALL_REG) = (num); \
  116. register long _arg1 __asm__ ("r0") = (long)(arg1); \
  117. register long _arg2 __asm__ ("r1") = (long)(arg2); \
  118. register long _arg3 __asm__ ("r2") = (long)(arg3); \
  119. register long _arg4 __asm__ ("r3") = (long)(arg4); \
  120. \
  121. __asm__ volatile ( \
  122. _NOLIBC_THUMB_SET_R7 \
  123. "svc #0\n" \
  124. _NOLIBC_THUMB_RESTORE_R7 \
  125. : "=r"(_arg1), "=r" (_num) \
  126. : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), \
  127. "r"(_num) \
  128. : "memory", "cc", "lr" \
  129. ); \
  130. _arg1; \
  131. })
  132. #define my_syscall5(num, arg1, arg2, arg3, arg4, arg5) \
  133. ({ \
  134. register long _num __asm__(_NOLIBC_SYSCALL_REG) = (num); \
  135. register long _arg1 __asm__ ("r0") = (long)(arg1); \
  136. register long _arg2 __asm__ ("r1") = (long)(arg2); \
  137. register long _arg3 __asm__ ("r2") = (long)(arg3); \
  138. register long _arg4 __asm__ ("r3") = (long)(arg4); \
  139. register long _arg5 __asm__ ("r4") = (long)(arg5); \
  140. \
  141. __asm__ volatile ( \
  142. _NOLIBC_THUMB_SET_R7 \
  143. "svc #0\n" \
  144. _NOLIBC_THUMB_RESTORE_R7 \
  145. : "=r"(_arg1), "=r" (_num) \
  146. : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), "r"(_arg5), \
  147. "r"(_num) \
  148. : "memory", "cc", "lr" \
  149. ); \
  150. _arg1; \
  151. })
  152. #define my_syscall6(num, arg1, arg2, arg3, arg4, arg5, arg6) \
  153. ({ \
  154. register long _num __asm__(_NOLIBC_SYSCALL_REG) = (num); \
  155. register long _arg1 __asm__ ("r0") = (long)(arg1); \
  156. register long _arg2 __asm__ ("r1") = (long)(arg2); \
  157. register long _arg3 __asm__ ("r2") = (long)(arg3); \
  158. register long _arg4 __asm__ ("r3") = (long)(arg4); \
  159. register long _arg5 __asm__ ("r4") = (long)(arg5); \
  160. register long _arg6 __asm__ ("r5") = (long)(arg6); \
  161. \
  162. __asm__ volatile ( \
  163. _NOLIBC_THUMB_SET_R7 \
  164. "svc #0\n" \
  165. _NOLIBC_THUMB_RESTORE_R7 \
  166. : "=r"(_arg1), "=r" (_num) \
  167. : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), "r"(_arg5), \
  168. "r"(_arg6), "r"(_num) \
  169. : "memory", "cc", "lr" \
  170. ); \
  171. _arg1; \
  172. })
  173. #ifndef NOLIBC_NO_RUNTIME
  174. /* startup code */
  175. void __attribute__((weak, noreturn)) __nolibc_entrypoint __no_stack_protector _start(void)
  176. {
  177. __asm__ volatile (
  178. "mov r0, sp\n" /* save stack pointer to %r0, as arg1 of _start_c */
  179. "bl _start_c\n" /* transfer to c runtime */
  180. );
  181. __nolibc_entrypoint_epilogue();
  182. }
  183. #endif /* NOLIBC_NO_RUNTIME */
  184. #endif /* _NOLIBC_ARCH_ARM_H */