xtensa.h 1010 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
  2. /*
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * Copyright(c) 2018 Intel Corporation
  7. */
  8. #ifndef __INCLUDE_SOUND_SOF_XTENSA_H__
  9. #define __INCLUDE_SOUND_SOF_XTENSA_H__
  10. #include <sound/sof/header.h>
  11. /*
  12. * Architecture specific debug
  13. */
  14. /* Xtensa Firmware Oops data */
  15. struct sof_ipc_dsp_oops_xtensa {
  16. struct sof_ipc_dsp_oops_arch_hdr arch_hdr;
  17. struct sof_ipc_dsp_oops_plat_hdr plat_hdr;
  18. uint32_t exccause;
  19. uint32_t excvaddr;
  20. uint32_t ps;
  21. uint32_t epc1;
  22. uint32_t epc2;
  23. uint32_t epc3;
  24. uint32_t epc4;
  25. uint32_t epc5;
  26. uint32_t epc6;
  27. uint32_t epc7;
  28. uint32_t eps2;
  29. uint32_t eps3;
  30. uint32_t eps4;
  31. uint32_t eps5;
  32. uint32_t eps6;
  33. uint32_t eps7;
  34. uint32_t depc;
  35. uint32_t intenable;
  36. uint32_t interrupt;
  37. uint32_t sar;
  38. uint32_t debugcause;
  39. uint32_t windowbase;
  40. uint32_t windowstart;
  41. uint32_t excsave1;
  42. uint32_t ar[];
  43. } __packed;
  44. #endif