dw_mipi_dsi2.h 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2024, Fuzhou Rockchip Electronics Co., Ltd
  4. *
  5. * Authors: Guochun Huang <hero.huang@rock-chips.com>
  6. * Heiko Stuebner <heiko.stuebner@cherry.de>
  7. */
  8. #ifndef __DW_MIPI_DSI2__
  9. #define __DW_MIPI_DSI2__
  10. #include <linux/regmap.h>
  11. #include <linux/types.h>
  12. #include <drm/drm_atomic.h>
  13. #include <drm/drm_bridge.h>
  14. #include <drm/drm_connector.h>
  15. #include <drm/drm_crtc.h>
  16. #include <drm/drm_modes.h>
  17. struct drm_display_mode;
  18. struct drm_encoder;
  19. struct dw_mipi_dsi2;
  20. struct mipi_dsi_device;
  21. struct platform_device;
  22. enum dw_mipi_dsi2_phy_type {
  23. DW_MIPI_DSI2_DPHY,
  24. DW_MIPI_DSI2_CPHY,
  25. };
  26. struct dw_mipi_dsi2_phy_iface {
  27. int ppi_width;
  28. enum dw_mipi_dsi2_phy_type phy_type;
  29. };
  30. struct dw_mipi_dsi2_phy_timing {
  31. u32 data_hs2lp;
  32. u32 data_lp2hs;
  33. };
  34. struct dw_mipi_dsi2_phy_ops {
  35. int (*init)(void *priv_data);
  36. void (*power_on)(void *priv_data);
  37. void (*power_off)(void *priv_data);
  38. void (*get_interface)(void *priv_data, struct dw_mipi_dsi2_phy_iface *iface);
  39. int (*get_lane_mbps)(void *priv_data,
  40. const struct drm_display_mode *mode,
  41. unsigned long mode_flags, u32 lanes, u32 format,
  42. unsigned int *lane_mbps);
  43. int (*get_timing)(void *priv_data, unsigned int lane_mbps,
  44. struct dw_mipi_dsi2_phy_timing *timing);
  45. int (*get_esc_clk_rate)(void *priv_data, unsigned int *esc_clk_rate);
  46. };
  47. struct dw_mipi_dsi2_host_ops {
  48. int (*attach)(void *priv_data,
  49. struct mipi_dsi_device *dsi);
  50. int (*detach)(void *priv_data,
  51. struct mipi_dsi_device *dsi);
  52. };
  53. struct dw_mipi_dsi2_plat_data {
  54. struct regmap *regmap;
  55. unsigned int max_data_lanes;
  56. enum drm_mode_status (*mode_valid)(void *priv_data,
  57. const struct drm_display_mode *mode,
  58. unsigned long mode_flags,
  59. u32 lanes, u32 format);
  60. bool (*mode_fixup)(void *priv_data, const struct drm_display_mode *mode,
  61. struct drm_display_mode *adjusted_mode);
  62. u32 *(*get_input_bus_fmts)(void *priv_data,
  63. struct drm_bridge *bridge,
  64. struct drm_bridge_state *bridge_state,
  65. struct drm_crtc_state *crtc_state,
  66. struct drm_connector_state *conn_state,
  67. u32 output_fmt,
  68. unsigned int *num_input_fmts);
  69. const struct dw_mipi_dsi2_phy_ops *phy_ops;
  70. const struct dw_mipi_dsi2_host_ops *host_ops;
  71. void *priv_data;
  72. };
  73. struct dw_mipi_dsi2 *dw_mipi_dsi2_probe(struct platform_device *pdev,
  74. const struct dw_mipi_dsi2_plat_data *plat_data);
  75. void dw_mipi_dsi2_remove(struct dw_mipi_dsi2 *dsi2);
  76. int dw_mipi_dsi2_bind(struct dw_mipi_dsi2 *dsi2, struct drm_encoder *encoder);
  77. void dw_mipi_dsi2_unbind(struct dw_mipi_dsi2 *dsi2);
  78. #endif /* __DW_MIPI_DSI2__ */