airoha_wdt.c 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Airoha Watchdog Driver
  4. *
  5. * Copyright (c) 2024, AIROHA All rights reserved.
  6. *
  7. * Mayur Kumar <mayur.kumar@airoha.com>
  8. * Christian Marangi <ansuelsmth@gmail.com>
  9. *
  10. */
  11. #include <linux/kernel.h>
  12. #include <linux/module.h>
  13. #include <linux/moduleparam.h>
  14. #include <linux/types.h>
  15. #include <linux/bitfield.h>
  16. #include <linux/clk.h>
  17. #include <linux/io.h>
  18. #include <linux/math.h>
  19. #include <linux/of.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/watchdog.h>
  22. /* Base address of timer and watchdog registers */
  23. #define TIMER_CTRL 0x0
  24. #define WDT_ENABLE BIT(25)
  25. #define WDT_TIMER_INTERRUPT BIT(21)
  26. /* Timer3 is used as Watchdog Timer */
  27. #define WDT_TIMER_ENABLE BIT(5)
  28. #define WDT_TIMER_LOAD_VALUE 0x2c
  29. #define WDT_TIMER_CUR_VALUE 0x30
  30. #define WDT_TIMER_VAL GENMASK(31, 0)
  31. #define WDT_RELOAD 0x38
  32. #define WDT_RLD BIT(0)
  33. /* Airoha watchdog structure description */
  34. struct airoha_wdt_desc {
  35. struct watchdog_device wdog_dev;
  36. unsigned int wdt_freq;
  37. void __iomem *base;
  38. };
  39. #define WDT_HEARTBEAT 24
  40. static int heartbeat = WDT_HEARTBEAT;
  41. module_param(heartbeat, int, 0);
  42. MODULE_PARM_DESC(heartbeat, "Watchdog heartbeats in seconds. (default="
  43. __MODULE_STRING(WDT_HEARTBEAT) ")");
  44. static bool nowayout = WATCHDOG_NOWAYOUT;
  45. module_param(nowayout, bool, 0);
  46. MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default="
  47. __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
  48. static int airoha_wdt_start(struct watchdog_device *wdog_dev)
  49. {
  50. struct airoha_wdt_desc *airoha_wdt = watchdog_get_drvdata(wdog_dev);
  51. u32 val;
  52. val = readl(airoha_wdt->base + TIMER_CTRL);
  53. val |= (WDT_TIMER_ENABLE | WDT_ENABLE | WDT_TIMER_INTERRUPT);
  54. writel(val, airoha_wdt->base + TIMER_CTRL);
  55. val = wdog_dev->timeout * airoha_wdt->wdt_freq;
  56. writel(val, airoha_wdt->base + WDT_TIMER_LOAD_VALUE);
  57. return 0;
  58. }
  59. static int airoha_wdt_stop(struct watchdog_device *wdog_dev)
  60. {
  61. struct airoha_wdt_desc *airoha_wdt = watchdog_get_drvdata(wdog_dev);
  62. u32 val;
  63. val = readl(airoha_wdt->base + TIMER_CTRL);
  64. val &= (~WDT_ENABLE & ~WDT_TIMER_ENABLE);
  65. writel(val, airoha_wdt->base + TIMER_CTRL);
  66. return 0;
  67. }
  68. static int airoha_wdt_ping(struct watchdog_device *wdog_dev)
  69. {
  70. struct airoha_wdt_desc *airoha_wdt = watchdog_get_drvdata(wdog_dev);
  71. u32 val;
  72. val = readl(airoha_wdt->base + WDT_RELOAD);
  73. val |= WDT_RLD;
  74. writel(val, airoha_wdt->base + WDT_RELOAD);
  75. return 0;
  76. }
  77. static int airoha_wdt_set_timeout(struct watchdog_device *wdog_dev, unsigned int timeout)
  78. {
  79. wdog_dev->timeout = timeout;
  80. if (watchdog_active(wdog_dev)) {
  81. airoha_wdt_stop(wdog_dev);
  82. return airoha_wdt_start(wdog_dev);
  83. }
  84. return 0;
  85. }
  86. static unsigned int airoha_wdt_get_timeleft(struct watchdog_device *wdog_dev)
  87. {
  88. struct airoha_wdt_desc *airoha_wdt = watchdog_get_drvdata(wdog_dev);
  89. u32 val;
  90. val = readl(airoha_wdt->base + WDT_TIMER_CUR_VALUE);
  91. return DIV_ROUND_UP(val, airoha_wdt->wdt_freq);
  92. }
  93. static const struct watchdog_info airoha_wdt_info = {
  94. .options = WDIOF_SETTIMEOUT | WDIOF_MAGICCLOSE | WDIOF_KEEPALIVEPING,
  95. .identity = "Airoha Watchdog",
  96. };
  97. static const struct watchdog_ops airoha_wdt_ops = {
  98. .owner = THIS_MODULE,
  99. .start = airoha_wdt_start,
  100. .stop = airoha_wdt_stop,
  101. .ping = airoha_wdt_ping,
  102. .set_timeout = airoha_wdt_set_timeout,
  103. .get_timeleft = airoha_wdt_get_timeleft,
  104. };
  105. static int airoha_wdt_probe(struct platform_device *pdev)
  106. {
  107. struct airoha_wdt_desc *airoha_wdt;
  108. struct watchdog_device *wdog_dev;
  109. struct device *dev = &pdev->dev;
  110. struct clk *bus_clk;
  111. int ret;
  112. airoha_wdt = devm_kzalloc(dev, sizeof(*airoha_wdt), GFP_KERNEL);
  113. if (!airoha_wdt)
  114. return -ENOMEM;
  115. airoha_wdt->base = devm_platform_ioremap_resource(pdev, 0);
  116. if (IS_ERR(airoha_wdt->base))
  117. return PTR_ERR(airoha_wdt->base);
  118. bus_clk = devm_clk_get_enabled(dev, "bus");
  119. if (IS_ERR(bus_clk))
  120. return dev_err_probe(dev, PTR_ERR(bus_clk),
  121. "failed to enable bus clock\n");
  122. /* Watchdog ticks at half the bus rate */
  123. airoha_wdt->wdt_freq = clk_get_rate(bus_clk) / 2;
  124. /* Initialize struct watchdog device */
  125. wdog_dev = &airoha_wdt->wdog_dev;
  126. wdog_dev->timeout = heartbeat;
  127. wdog_dev->info = &airoha_wdt_info;
  128. wdog_dev->ops = &airoha_wdt_ops;
  129. /* Bus 300MHz, watchdog 150MHz, 28 seconds */
  130. wdog_dev->max_timeout = FIELD_MAX(WDT_TIMER_VAL) / airoha_wdt->wdt_freq;
  131. wdog_dev->parent = dev;
  132. watchdog_set_drvdata(wdog_dev, airoha_wdt);
  133. watchdog_set_nowayout(wdog_dev, nowayout);
  134. watchdog_stop_on_unregister(wdog_dev);
  135. ret = devm_watchdog_register_device(dev, wdog_dev);
  136. if (ret)
  137. return ret;
  138. platform_set_drvdata(pdev, airoha_wdt);
  139. return 0;
  140. }
  141. static int airoha_wdt_suspend(struct device *dev)
  142. {
  143. struct airoha_wdt_desc *airoha_wdt = dev_get_drvdata(dev);
  144. if (watchdog_active(&airoha_wdt->wdog_dev))
  145. airoha_wdt_stop(&airoha_wdt->wdog_dev);
  146. return 0;
  147. }
  148. static int airoha_wdt_resume(struct device *dev)
  149. {
  150. struct airoha_wdt_desc *airoha_wdt = dev_get_drvdata(dev);
  151. if (watchdog_active(&airoha_wdt->wdog_dev)) {
  152. airoha_wdt_start(&airoha_wdt->wdog_dev);
  153. airoha_wdt_ping(&airoha_wdt->wdog_dev);
  154. }
  155. return 0;
  156. }
  157. static const struct of_device_id airoha_wdt_of_match[] = {
  158. { .compatible = "airoha,en7581-wdt", },
  159. { },
  160. };
  161. MODULE_DEVICE_TABLE(of, airoha_wdt_of_match);
  162. static DEFINE_SIMPLE_DEV_PM_OPS(airoha_wdt_pm_ops, airoha_wdt_suspend, airoha_wdt_resume);
  163. static struct platform_driver airoha_wdt_driver = {
  164. .probe = airoha_wdt_probe,
  165. .driver = {
  166. .name = "airoha-wdt",
  167. .pm = pm_sleep_ptr(&airoha_wdt_pm_ops),
  168. .of_match_table = airoha_wdt_of_match,
  169. },
  170. };
  171. module_platform_driver(airoha_wdt_driver);
  172. MODULE_AUTHOR("Mayur Kumar <mayur.kumar@airoha.com>");
  173. MODULE_AUTHOR("Christian Marangi <ansuelsmth@gmail.com>");
  174. MODULE_DESCRIPTION("Airoha EN7581 Watchdog Driver");
  175. MODULE_LICENSE("GPL");