matrox_w1.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * matrox_w1.c
  4. *
  5. * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>
  6. */
  7. #include <asm/types.h>
  8. #include <linux/atomic.h>
  9. #include <linux/io.h>
  10. #include <linux/delay.h>
  11. #include <linux/kernel.h>
  12. #include <linux/module.h>
  13. #include <linux/list.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/spinlock.h>
  16. #include <linux/timer.h>
  17. #include <linux/slab.h>
  18. #include <linux/pci_ids.h>
  19. #include <linux/pci.h>
  20. #include <linux/w1.h>
  21. /*
  22. * Matrox G400 DDC registers.
  23. */
  24. #define MATROX_G400_DDC_CLK (1<<4)
  25. #define MATROX_G400_DDC_DATA (1<<1)
  26. #define MATROX_BASE 0x3C00
  27. #define MATROX_STATUS 0x1e14
  28. #define MATROX_PORT_INDEX_OFFSET 0x00
  29. #define MATROX_PORT_DATA_OFFSET 0x0A
  30. #define MATROX_GET_CONTROL 0x2A
  31. #define MATROX_GET_DATA 0x2B
  32. #define MATROX_CURSOR_CTL 0x06
  33. struct matrox_device {
  34. void __iomem *base_addr;
  35. void __iomem *port_index;
  36. void __iomem *port_data;
  37. u8 data_mask;
  38. unsigned long phys_addr;
  39. void __iomem *virt_addr;
  40. struct w1_bus_master *bus_master;
  41. };
  42. /*
  43. * These functions read and write DDC Data bit.
  44. *
  45. * Using tristate pins, since i can't find any open-drain pin in whole motherboard.
  46. * Unfortunately we can't connect to Intel's 82801xx IO controller
  47. * since we don't know motherboard schema, which has pretty unused(may be not) GPIO.
  48. *
  49. * I've heard that PIIX also has open drain pin.
  50. *
  51. * Port mapping.
  52. */
  53. static inline u8 matrox_w1_read_reg(struct matrox_device *dev, u8 reg)
  54. {
  55. u8 ret;
  56. writeb(reg, dev->port_index);
  57. ret = readb(dev->port_data);
  58. barrier();
  59. return ret;
  60. }
  61. static inline void matrox_w1_write_reg(struct matrox_device *dev, u8 reg, u8 val)
  62. {
  63. writeb(reg, dev->port_index);
  64. writeb(val, dev->port_data);
  65. wmb();
  66. }
  67. static void matrox_w1_write_ddc_bit(void *data, u8 bit)
  68. {
  69. u8 ret;
  70. struct matrox_device *dev = data;
  71. if (bit)
  72. bit = 0;
  73. else
  74. bit = dev->data_mask;
  75. ret = matrox_w1_read_reg(dev, MATROX_GET_CONTROL);
  76. matrox_w1_write_reg(dev, MATROX_GET_CONTROL, ((ret & ~dev->data_mask) | bit));
  77. matrox_w1_write_reg(dev, MATROX_GET_DATA, 0x00);
  78. }
  79. static u8 matrox_w1_read_ddc_bit(void *data)
  80. {
  81. u8 ret;
  82. struct matrox_device *dev = data;
  83. ret = matrox_w1_read_reg(dev, MATROX_GET_DATA);
  84. return ret;
  85. }
  86. static void matrox_w1_hw_init(struct matrox_device *dev)
  87. {
  88. matrox_w1_write_reg(dev, MATROX_GET_DATA, 0xFF);
  89. matrox_w1_write_reg(dev, MATROX_GET_CONTROL, 0x00);
  90. }
  91. static int matrox_w1_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  92. {
  93. struct matrox_device *dev;
  94. int err;
  95. if (pdev->vendor != PCI_VENDOR_ID_MATROX || pdev->device != PCI_DEVICE_ID_MATROX_G400)
  96. return -ENODEV;
  97. dev = kzalloc(sizeof(struct matrox_device) +
  98. sizeof(struct w1_bus_master), GFP_KERNEL);
  99. if (!dev)
  100. return -ENOMEM;
  101. dev->bus_master = (struct w1_bus_master *)(dev + 1);
  102. /*
  103. * True for G400, for some other we need resource 0, see drivers/video/matrox/matroxfb_base.c
  104. */
  105. dev->phys_addr = pci_resource_start(pdev, 1);
  106. dev->virt_addr = ioremap(dev->phys_addr, 16384);
  107. if (!dev->virt_addr) {
  108. dev_err(&pdev->dev, "%s: failed to ioremap(0x%lx, %d).\n",
  109. __func__, dev->phys_addr, 16384);
  110. err = -EIO;
  111. goto err_out_free_device;
  112. }
  113. dev->base_addr = dev->virt_addr + MATROX_BASE;
  114. dev->port_index = dev->base_addr + MATROX_PORT_INDEX_OFFSET;
  115. dev->port_data = dev->base_addr + MATROX_PORT_DATA_OFFSET;
  116. dev->data_mask = (MATROX_G400_DDC_DATA);
  117. matrox_w1_hw_init(dev);
  118. dev->bus_master->data = dev;
  119. dev->bus_master->read_bit = &matrox_w1_read_ddc_bit;
  120. dev->bus_master->write_bit = &matrox_w1_write_ddc_bit;
  121. err = w1_add_master_device(dev->bus_master);
  122. if (err)
  123. goto err_out_free_device;
  124. pci_set_drvdata(pdev, dev);
  125. dev_info(&pdev->dev, "Matrox G400 GPIO transport layer for 1-wire.\n");
  126. return 0;
  127. err_out_free_device:
  128. if (dev->virt_addr)
  129. iounmap(dev->virt_addr);
  130. kfree(dev);
  131. return err;
  132. }
  133. static void matrox_w1_remove(struct pci_dev *pdev)
  134. {
  135. struct matrox_device *dev = pci_get_drvdata(pdev);
  136. w1_remove_master_device(dev->bus_master);
  137. iounmap(dev->virt_addr);
  138. kfree(dev);
  139. }
  140. static struct pci_device_id matrox_w1_tbl[] = {
  141. { PCI_DEVICE(PCI_VENDOR_ID_MATROX, PCI_DEVICE_ID_MATROX_G400) },
  142. { },
  143. };
  144. MODULE_DEVICE_TABLE(pci, matrox_w1_tbl);
  145. static struct pci_driver matrox_w1_pci_driver = {
  146. .name = "matrox_w1",
  147. .id_table = matrox_w1_tbl,
  148. .probe = matrox_w1_probe,
  149. .remove = matrox_w1_remove,
  150. };
  151. module_pci_driver(matrox_w1_pci_driver);
  152. MODULE_AUTHOR("Evgeniy Polyakov <zbr@ioremap.net>");
  153. MODULE_DESCRIPTION("Driver for transport(Dallas 1-wire protocol) over VGA DDC(matrox gpio).");
  154. MODULE_LICENSE("GPL");