8250_em.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Renesas Emma Mobile 8250 driver
  4. *
  5. * Copyright (C) 2012 Magnus Damm
  6. */
  7. #include <linux/device.h>
  8. #include <linux/io.h>
  9. #include <linux/module.h>
  10. #include <linux/mod_devicetable.h>
  11. #include <linux/serial_8250.h>
  12. #include <linux/serial_reg.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/clk.h>
  15. #include "8250.h"
  16. #define UART_DLL_EM 9
  17. #define UART_DLM_EM 10
  18. #define UART_HCR0_EM 11
  19. /*
  20. * A high value for UART_FCR_EM avoids overlapping with existing UART_*
  21. * register defines. UART_FCR_EM_HW is the real HW register offset.
  22. */
  23. #define UART_FCR_EM 0x10003
  24. #define UART_FCR_EM_HW 3
  25. #define UART_HCR0_EM_SW_RESET BIT(7) /* SW Reset */
  26. struct serial8250_em_priv {
  27. int line;
  28. };
  29. static void serial8250_em_serial_out_helper(struct uart_port *p, int offset,
  30. int value)
  31. {
  32. switch (offset) {
  33. case UART_TX: /* TX @ 0x00 */
  34. writeb(value, p->membase);
  35. break;
  36. case UART_LCR: /* LCR @ 0x10 (+1) */
  37. case UART_MCR: /* MCR @ 0x14 (+1) */
  38. case UART_SCR: /* SCR @ 0x20 (+1) */
  39. writel(value, p->membase + ((offset + 1) << 2));
  40. break;
  41. case UART_FCR_EM:
  42. writel(value, p->membase + (UART_FCR_EM_HW << 2));
  43. break;
  44. case UART_IER: /* IER @ 0x04 */
  45. value &= 0x0f; /* only 4 valid bits - not Xscale */
  46. fallthrough;
  47. case UART_DLL_EM: /* DLL @ 0x24 (+9) */
  48. case UART_DLM_EM: /* DLM @ 0x28 (+9) */
  49. case UART_HCR0_EM: /* HCR0 @ 0x2c */
  50. writel(value, p->membase + (offset << 2));
  51. break;
  52. }
  53. }
  54. static u32 serial8250_em_serial_in(struct uart_port *p, unsigned int offset)
  55. {
  56. switch (offset) {
  57. case UART_RX: /* RX @ 0x00 */
  58. return readb(p->membase);
  59. case UART_LCR: /* LCR @ 0x10 (+1) */
  60. case UART_MCR: /* MCR @ 0x14 (+1) */
  61. case UART_LSR: /* LSR @ 0x18 (+1) */
  62. case UART_MSR: /* MSR @ 0x1c (+1) */
  63. case UART_SCR: /* SCR @ 0x20 (+1) */
  64. return readl(p->membase + ((offset + 1) << 2));
  65. case UART_FCR_EM:
  66. return readl(p->membase + (UART_FCR_EM_HW << 2));
  67. case UART_IER: /* IER @ 0x04 */
  68. case UART_IIR: /* IIR @ 0x08 */
  69. case UART_DLL_EM: /* DLL @ 0x24 (+9) */
  70. case UART_DLM_EM: /* DLM @ 0x28 (+9) */
  71. case UART_HCR0_EM: /* HCR0 @ 0x2c */
  72. return readl(p->membase + (offset << 2));
  73. }
  74. return 0;
  75. }
  76. static void serial8250_em_reg_update(struct uart_port *p, int off, int value)
  77. {
  78. unsigned int ier, fcr, lcr, mcr, hcr0;
  79. ier = serial8250_em_serial_in(p, UART_IER);
  80. fcr = serial8250_em_serial_in(p, UART_FCR_EM);
  81. lcr = serial8250_em_serial_in(p, UART_LCR);
  82. mcr = serial8250_em_serial_in(p, UART_MCR);
  83. hcr0 = serial8250_em_serial_in(p, UART_HCR0_EM);
  84. serial8250_em_serial_out_helper(p, UART_FCR_EM, fcr |
  85. UART_FCR_CLEAR_RCVR |
  86. UART_FCR_CLEAR_XMIT);
  87. serial8250_em_serial_out_helper(p, UART_HCR0_EM, hcr0 |
  88. UART_HCR0_EM_SW_RESET);
  89. serial8250_em_serial_out_helper(p, UART_HCR0_EM, hcr0 &
  90. ~UART_HCR0_EM_SW_RESET);
  91. switch (off) {
  92. case UART_FCR_EM:
  93. fcr = value;
  94. break;
  95. case UART_LCR:
  96. lcr = value;
  97. break;
  98. case UART_MCR:
  99. mcr = value;
  100. break;
  101. }
  102. serial8250_em_serial_out_helper(p, UART_IER, ier);
  103. serial8250_em_serial_out_helper(p, UART_FCR_EM, fcr);
  104. serial8250_em_serial_out_helper(p, UART_MCR, mcr);
  105. serial8250_em_serial_out_helper(p, UART_LCR, lcr);
  106. serial8250_em_serial_out_helper(p, UART_HCR0_EM, hcr0);
  107. }
  108. static void serial8250_em_serial_out(struct uart_port *p, unsigned int offset, u32 value)
  109. {
  110. switch (offset) {
  111. case UART_TX:
  112. case UART_SCR:
  113. case UART_IER:
  114. case UART_DLL_EM:
  115. case UART_DLM_EM:
  116. serial8250_em_serial_out_helper(p, offset, value);
  117. break;
  118. case UART_FCR:
  119. serial8250_em_reg_update(p, UART_FCR_EM, value);
  120. break;
  121. case UART_LCR:
  122. case UART_MCR:
  123. serial8250_em_reg_update(p, offset, value);
  124. break;
  125. }
  126. }
  127. static u32 serial8250_em_serial_dl_read(struct uart_8250_port *up)
  128. {
  129. return serial_in(up, UART_DLL_EM) | serial_in(up, UART_DLM_EM) << 8;
  130. }
  131. static void serial8250_em_serial_dl_write(struct uart_8250_port *up, u32 value)
  132. {
  133. serial_out(up, UART_DLL_EM, value & 0xff);
  134. serial_out(up, UART_DLM_EM, value >> 8 & 0xff);
  135. }
  136. static int serial8250_em_probe(struct platform_device *pdev)
  137. {
  138. struct serial8250_em_priv *priv;
  139. struct device *dev = &pdev->dev;
  140. struct uart_8250_port up;
  141. struct resource *regs;
  142. struct clk *sclk;
  143. int irq, ret;
  144. irq = platform_get_irq(pdev, 0);
  145. if (irq < 0)
  146. return irq;
  147. regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  148. if (!regs)
  149. return dev_err_probe(dev, -EINVAL, "missing registers\n");
  150. priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
  151. if (!priv)
  152. return -ENOMEM;
  153. sclk = devm_clk_get_enabled(dev, "sclk");
  154. if (IS_ERR(sclk))
  155. return dev_err_probe(dev, PTR_ERR(sclk), "unable to get clock\n");
  156. memset(&up, 0, sizeof(up));
  157. up.port.mapbase = regs->start;
  158. up.port.irq = irq;
  159. up.port.type = PORT_16750;
  160. up.port.flags = UPF_FIXED_PORT | UPF_IOREMAP | UPF_FIXED_TYPE;
  161. up.port.dev = dev;
  162. up.port.private_data = priv;
  163. up.port.uartclk = clk_get_rate(sclk);
  164. up.port.iotype = UPIO_MEM32;
  165. up.port.serial_in = serial8250_em_serial_in;
  166. up.port.serial_out = serial8250_em_serial_out;
  167. up.dl_read = serial8250_em_serial_dl_read;
  168. up.dl_write = serial8250_em_serial_dl_write;
  169. ret = serial8250_register_8250_port(&up);
  170. if (ret < 0)
  171. return dev_err_probe(dev, ret, "unable to register 8250 port\n");
  172. priv->line = ret;
  173. platform_set_drvdata(pdev, priv);
  174. return 0;
  175. }
  176. static void serial8250_em_remove(struct platform_device *pdev)
  177. {
  178. struct serial8250_em_priv *priv = platform_get_drvdata(pdev);
  179. serial8250_unregister_port(priv->line);
  180. }
  181. static const struct of_device_id serial8250_em_dt_ids[] = {
  182. { .compatible = "renesas,em-uart", },
  183. {},
  184. };
  185. MODULE_DEVICE_TABLE(of, serial8250_em_dt_ids);
  186. static struct platform_driver serial8250_em_platform_driver = {
  187. .driver = {
  188. .name = "serial8250-em",
  189. .of_match_table = serial8250_em_dt_ids,
  190. },
  191. .probe = serial8250_em_probe,
  192. .remove = serial8250_em_remove,
  193. };
  194. module_platform_driver(serial8250_em_platform_driver);
  195. MODULE_AUTHOR("Magnus Damm");
  196. MODULE_DESCRIPTION("Renesas Emma Mobile 8250 Driver");
  197. MODULE_LICENSE("GPL v2");