intel_tcc_cooling.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * cooling device driver that activates the processor throttling by
  4. * programming the TCC Offset register.
  5. * Copyright (c) 2021, Intel Corporation.
  6. */
  7. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  8. #include <linux/device.h>
  9. #include <linux/intel_tcc.h>
  10. #include <linux/module.h>
  11. #include <linux/thermal.h>
  12. #include <asm/cpu_device_id.h>
  13. #include <asm/msr.h>
  14. #define TCC_PROGRAMMABLE BIT(30)
  15. #define TCC_LOCKED BIT(31)
  16. static struct thermal_cooling_device *tcc_cdev;
  17. static int tcc_get_max_state(struct thermal_cooling_device *cdev, unsigned long
  18. *state)
  19. {
  20. *state = intel_tcc_get_offset_mask();
  21. return 0;
  22. }
  23. static int tcc_get_cur_state(struct thermal_cooling_device *cdev, unsigned long
  24. *state)
  25. {
  26. int offset = intel_tcc_get_offset(-1);
  27. if (offset < 0)
  28. return offset;
  29. *state = offset;
  30. return 0;
  31. }
  32. static int tcc_set_cur_state(struct thermal_cooling_device *cdev, unsigned long
  33. state)
  34. {
  35. return intel_tcc_set_offset(-1, (int)state);
  36. }
  37. static const struct thermal_cooling_device_ops tcc_cooling_ops = {
  38. .get_max_state = tcc_get_max_state,
  39. .get_cur_state = tcc_get_cur_state,
  40. .set_cur_state = tcc_set_cur_state,
  41. };
  42. static const struct x86_cpu_id tcc_ids[] __initconst = {
  43. X86_MATCH_VFM(INTEL_SKYLAKE, NULL),
  44. X86_MATCH_VFM(INTEL_SKYLAKE_L, NULL),
  45. X86_MATCH_VFM(INTEL_KABYLAKE, NULL),
  46. X86_MATCH_VFM(INTEL_KABYLAKE_L, NULL),
  47. X86_MATCH_VFM(INTEL_ICELAKE, NULL),
  48. X86_MATCH_VFM(INTEL_ICELAKE_L, NULL),
  49. X86_MATCH_VFM(INTEL_TIGERLAKE, NULL),
  50. X86_MATCH_VFM(INTEL_TIGERLAKE_L, NULL),
  51. X86_MATCH_VFM(INTEL_COMETLAKE, NULL),
  52. X86_MATCH_VFM(INTEL_ALDERLAKE, NULL),
  53. X86_MATCH_VFM(INTEL_ALDERLAKE_L, NULL),
  54. X86_MATCH_VFM(INTEL_ATOM_GRACEMONT, NULL),
  55. X86_MATCH_VFM(INTEL_RAPTORLAKE, NULL),
  56. X86_MATCH_VFM(INTEL_RAPTORLAKE_P, NULL),
  57. X86_MATCH_VFM(INTEL_RAPTORLAKE_S, NULL),
  58. X86_MATCH_VFM(INTEL_PANTHERLAKE_L, NULL),
  59. X86_MATCH_VFM(INTEL_WILDCATLAKE_L, NULL),
  60. X86_MATCH_VFM(INTEL_NOVALAKE, NULL),
  61. X86_MATCH_VFM(INTEL_NOVALAKE_L, NULL),
  62. {}
  63. };
  64. MODULE_DEVICE_TABLE(x86cpu, tcc_ids);
  65. static int __init tcc_cooling_init(void)
  66. {
  67. u64 val;
  68. const struct x86_cpu_id *id;
  69. int err;
  70. id = x86_match_cpu(tcc_ids);
  71. if (!id)
  72. return -ENODEV;
  73. err = rdmsrq_safe(MSR_PLATFORM_INFO, &val);
  74. if (err)
  75. return err;
  76. if (!(val & TCC_PROGRAMMABLE))
  77. return -ENODEV;
  78. err = rdmsrq_safe(MSR_IA32_TEMPERATURE_TARGET, &val);
  79. if (err)
  80. return err;
  81. if (val & TCC_LOCKED) {
  82. pr_info("TCC Offset locked\n");
  83. return -ENODEV;
  84. }
  85. pr_info("Programmable TCC Offset detected\n");
  86. tcc_cdev =
  87. thermal_cooling_device_register("TCC Offset", NULL,
  88. &tcc_cooling_ops);
  89. if (IS_ERR(tcc_cdev))
  90. return PTR_ERR(tcc_cdev);
  91. return 0;
  92. }
  93. module_init(tcc_cooling_init)
  94. static void __exit tcc_cooling_exit(void)
  95. {
  96. thermal_cooling_device_unregister(tcc_cdev);
  97. }
  98. module_exit(tcc_cooling_exit)
  99. MODULE_IMPORT_NS("INTEL_TCC");
  100. MODULE_DESCRIPTION("TCC offset cooling device Driver");
  101. MODULE_AUTHOR("Zhang Rui <rui.zhang@intel.com>");
  102. MODULE_LICENSE("GPL v2");