exynos-chipid.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2019 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com/
  5. * Copyright (c) 2020 Krzysztof Kozlowski <krzk@kernel.org>
  6. *
  7. * Exynos - CHIP ID support
  8. * Author: Pankaj Dubey <pankaj.dubey@samsung.com>
  9. * Author: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
  10. * Author: Krzysztof Kozlowski <krzk@kernel.org>
  11. *
  12. * Samsung Exynos SoC Adaptive Supply Voltage and Chip ID support
  13. */
  14. #include <linux/array_size.h>
  15. #include <linux/device.h>
  16. #include <linux/device/devres.h>
  17. #include <linux/err.h>
  18. #include <linux/ioport.h>
  19. #include <linux/mfd/syscon.h>
  20. #include <linux/module.h>
  21. #include <linux/of.h>
  22. #include <linux/platform_device.h>
  23. #include <linux/regmap.h>
  24. #include <linux/slab.h>
  25. #include <linux/soc/samsung/exynos-chipid.h>
  26. #include <linux/sys_soc.h>
  27. #include "exynos-asv.h"
  28. struct exynos_chipid_variant {
  29. unsigned int main_rev_reg; /* main revision register offset */
  30. unsigned int sub_rev_reg; /* sub revision register offset */
  31. unsigned int main_rev_shift; /* main revision offset in rev_reg */
  32. unsigned int sub_rev_shift; /* sub revision offset in rev_reg */
  33. bool efuse;
  34. };
  35. struct exynos_chipid_info {
  36. u32 product_id;
  37. u32 revision;
  38. };
  39. static const struct exynos_soc_id {
  40. const char *name;
  41. unsigned int id;
  42. } soc_ids[] = {
  43. /* List ordered by SoC name */
  44. /* Compatible with: samsung,exynos4210-chipid */
  45. { "EXYNOS3250", 0xE3472000 },
  46. { "EXYNOS4210", 0x43200000 }, /* EVT0 revision */
  47. { "EXYNOS4210", 0x43210000 },
  48. { "EXYNOS4212", 0x43220000 },
  49. { "EXYNOS4412", 0xE4412000 },
  50. { "EXYNOS5250", 0x43520000 },
  51. { "EXYNOS5260", 0xE5260000 },
  52. { "EXYNOS5410", 0xE5410000 },
  53. { "EXYNOS5420", 0xE5420000 },
  54. { "EXYNOS5433", 0xE5433000 },
  55. { "EXYNOS5440", 0xE5440000 },
  56. { "EXYNOS5800", 0xE5422000 },
  57. { "EXYNOS7420", 0xE7420000 },
  58. { "EXYNOS7870", 0xE7870000 },
  59. { "EXYNOS8890", 0xE8890000 },
  60. /* Compatible with: samsung,exynos850-chipid */
  61. { "EXYNOS2200", 0xE9925000 },
  62. { "EXYNOS7885", 0xE7885000 },
  63. { "EXYNOS850", 0xE3830000 },
  64. { "EXYNOS8895", 0xE8895000 },
  65. { "EXYNOS9610", 0xE9610000 },
  66. { "EXYNOS9810", 0xE9810000 },
  67. { "EXYNOS990", 0xE9830000 },
  68. { "EXYNOSAUTOV9", 0xAAA80000 },
  69. { "EXYNOSAUTOV920", 0x0A920000 },
  70. /* Compatible with: google,gs101-otp */
  71. { "GS101", 0x9845000 },
  72. };
  73. static const char *exynos_product_id_to_name(unsigned int product_id)
  74. {
  75. int i;
  76. for (i = 0; i < ARRAY_SIZE(soc_ids); i++)
  77. if (product_id == soc_ids[i].id)
  78. return soc_ids[i].name;
  79. return NULL;
  80. }
  81. static int exynos_chipid_get_chipid_info(struct device *dev,
  82. struct regmap *regmap, const struct exynos_chipid_variant *data,
  83. struct exynos_chipid_info *soc_info)
  84. {
  85. int ret;
  86. unsigned int val, main_rev, sub_rev;
  87. ret = regmap_read(regmap, EXYNOS_CHIPID_REG_PRO_ID, &val);
  88. if (ret < 0)
  89. return dev_err_probe(dev, ret, "failed to read Product ID\n");
  90. soc_info->product_id = val & EXYNOS_MASK;
  91. if (data->sub_rev_reg == EXYNOS_CHIPID_REG_PRO_ID) {
  92. /* exynos4210 case */
  93. main_rev = (val >> data->main_rev_shift) & EXYNOS_REV_PART_MASK;
  94. sub_rev = (val >> data->sub_rev_shift) & EXYNOS_REV_PART_MASK;
  95. } else {
  96. unsigned int val2;
  97. ret = regmap_read(regmap, data->sub_rev_reg, &val2);
  98. if (ret < 0)
  99. return dev_err_probe(dev, ret,
  100. "failed to read revision\n");
  101. if (data->main_rev_reg == EXYNOS_CHIPID_REG_PRO_ID)
  102. /* gs101 case */
  103. main_rev = (val >> data->main_rev_shift) & EXYNOS_REV_PART_MASK;
  104. else
  105. /* exynos850 case */
  106. main_rev = (val2 >> data->main_rev_shift) & EXYNOS_REV_PART_MASK;
  107. sub_rev = (val2 >> data->sub_rev_shift) & EXYNOS_REV_PART_MASK;
  108. }
  109. soc_info->revision = (main_rev << EXYNOS_REV_PART_SHIFT) | sub_rev;
  110. return 0;
  111. }
  112. static struct regmap *exynos_chipid_get_efuse_regmap(struct platform_device *pdev)
  113. {
  114. struct resource *res;
  115. void __iomem *base;
  116. base = devm_platform_get_and_ioremap_resource(pdev, 0, &res);
  117. if (IS_ERR(base))
  118. return ERR_CAST(base);
  119. const struct regmap_config reg_config = {
  120. .reg_bits = 32,
  121. .reg_stride = 4,
  122. .val_bits = 32,
  123. .use_relaxed_mmio = true,
  124. .max_register = (resource_size(res) - reg_config.reg_stride),
  125. };
  126. return devm_regmap_init_mmio_clk(&pdev->dev, "pclk", base, &reg_config);
  127. }
  128. static void exynos_chipid_unregister_soc(void *data)
  129. {
  130. soc_device_unregister(data);
  131. }
  132. static int exynos_chipid_probe(struct platform_device *pdev)
  133. {
  134. const struct exynos_chipid_variant *drv_data;
  135. struct exynos_chipid_info soc_info;
  136. struct soc_device_attribute *soc_dev_attr;
  137. struct device *dev = &pdev->dev;
  138. struct soc_device *soc_dev;
  139. struct device_node *root;
  140. struct regmap *regmap;
  141. int ret;
  142. drv_data = of_device_get_match_data(dev);
  143. if (!drv_data)
  144. return dev_err_probe(dev, -EINVAL,
  145. "failed to get match data\n");
  146. if (drv_data->efuse)
  147. regmap = exynos_chipid_get_efuse_regmap(pdev);
  148. else
  149. regmap = device_node_to_regmap(dev->of_node);
  150. if (IS_ERR(regmap))
  151. return dev_err_probe(dev, PTR_ERR(regmap),
  152. "failed to get regmap\n");
  153. ret = exynos_chipid_get_chipid_info(dev, regmap, drv_data, &soc_info);
  154. if (ret < 0)
  155. return ret;
  156. soc_dev_attr = devm_kzalloc(dev, sizeof(*soc_dev_attr), GFP_KERNEL);
  157. if (!soc_dev_attr)
  158. return -ENOMEM;
  159. soc_dev_attr->family = "Samsung Exynos";
  160. root = of_find_node_by_path("/");
  161. of_property_read_string(root, "model", &soc_dev_attr->machine);
  162. of_node_put(root);
  163. soc_dev_attr->revision = devm_kasprintf(dev, GFP_KERNEL, "%x",
  164. soc_info.revision);
  165. if (!soc_dev_attr->revision)
  166. return -ENOMEM;
  167. soc_dev_attr->soc_id = exynos_product_id_to_name(soc_info.product_id);
  168. if (!soc_dev_attr->soc_id)
  169. return dev_err_probe(dev, -ENODEV, "Unknown SoC\n");
  170. /* please note that the actual registration will be deferred */
  171. soc_dev = soc_device_register(soc_dev_attr);
  172. if (IS_ERR(soc_dev))
  173. return dev_err_probe(dev, PTR_ERR(soc_dev),
  174. "failed to register to the soc interface\n");
  175. ret = devm_add_action_or_reset(dev, exynos_chipid_unregister_soc,
  176. soc_dev);
  177. if (ret)
  178. return dev_err_probe(dev, ret, "failed to add devm action\n");
  179. ret = exynos_asv_init(dev, regmap);
  180. if (ret)
  181. return ret;
  182. dev_dbg(dev, "Exynos: CPU[%s] PRO_ID[0x%x] REV[0x%x] Detected\n",
  183. soc_dev_attr->soc_id, soc_info.product_id, soc_info.revision);
  184. return 0;
  185. }
  186. static const struct exynos_chipid_variant exynos4210_chipid_drv_data = {
  187. .main_rev_shift = 4,
  188. .sub_rev_shift = 0,
  189. };
  190. static const struct exynos_chipid_variant exynos850_chipid_drv_data = {
  191. .main_rev_reg = 0x10,
  192. .sub_rev_reg = 0x10,
  193. .main_rev_shift = 20,
  194. .sub_rev_shift = 16,
  195. };
  196. static const struct exynos_chipid_variant gs101_chipid_drv_data = {
  197. .sub_rev_reg = 0x10,
  198. .sub_rev_shift = 16,
  199. .efuse = true,
  200. };
  201. static const struct of_device_id exynos_chipid_of_device_ids[] = {
  202. {
  203. .compatible = "google,gs101-otp",
  204. .data = &gs101_chipid_drv_data,
  205. }, {
  206. .compatible = "samsung,exynos4210-chipid",
  207. .data = &exynos4210_chipid_drv_data,
  208. }, {
  209. .compatible = "samsung,exynos850-chipid",
  210. .data = &exynos850_chipid_drv_data,
  211. },
  212. { }
  213. };
  214. MODULE_DEVICE_TABLE(of, exynos_chipid_of_device_ids);
  215. static struct platform_driver exynos_chipid_driver = {
  216. .driver = {
  217. .name = "exynos-chipid",
  218. .of_match_table = exynos_chipid_of_device_ids,
  219. },
  220. .probe = exynos_chipid_probe,
  221. };
  222. module_platform_driver(exynos_chipid_driver);
  223. MODULE_DESCRIPTION("Samsung Exynos ChipID controller and ASV driver");
  224. MODULE_AUTHOR("Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>");
  225. MODULE_AUTHOR("Krzysztof Kozlowski <krzk@kernel.org>");
  226. MODULE_AUTHOR("Pankaj Dubey <pankaj.dubey@samsung.com>");
  227. MODULE_AUTHOR("Sylwester Nawrocki <s.nawrocki@samsung.com>");
  228. MODULE_LICENSE("GPL");