mt8183-mmsys.h 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. #ifndef __SOC_MEDIATEK_MT8183_MMSYS_H
  3. #define __SOC_MEDIATEK_MT8183_MMSYS_H
  4. #define MT8183_DISP_OVL0_MOUT_EN 0xf00
  5. #define MT8183_DISP_OVL0_2L_MOUT_EN 0xf04
  6. #define MT8183_DISP_OVL1_2L_MOUT_EN 0xf08
  7. #define MT8183_DISP_DITHER0_MOUT_EN 0xf0c
  8. #define MT8183_DISP_PATH0_SEL_IN 0xf24
  9. #define MT8183_DISP_DSI0_SEL_IN 0xf2c
  10. #define MT8183_DISP_DPI0_SEL_IN 0xf30
  11. #define MT8183_DISP_RDMA0_SOUT_SEL_IN 0xf50
  12. #define MT8183_DISP_RDMA1_SOUT_SEL_IN 0xf54
  13. #define MT8183_OVL0_MOUT_EN_OVL0_2L BIT(4)
  14. #define MT8183_OVL0_2L_MOUT_EN_DISP_PATH0 BIT(0)
  15. #define MT8183_OVL1_2L_MOUT_EN_RDMA1 BIT(4)
  16. #define MT8183_DITHER0_MOUT_IN_DSI0 BIT(0)
  17. #define MT8183_DISP_PATH0_SEL_IN_OVL0_2L 0x1
  18. #define MT8183_DSI0_SEL_IN_RDMA0 0x1
  19. #define MT8183_DSI0_SEL_IN_RDMA1 0x3
  20. #define MT8183_DPI0_SEL_IN_RDMA0 0x1
  21. #define MT8183_DPI0_SEL_IN_RDMA1 0x2
  22. #define MT8183_RDMA0_SOUT_COLOR0 0x1
  23. #define MT8183_RDMA1_SOUT_DSI0 0x1
  24. #define MT8183_MMSYS_SW0_RST_B 0x140
  25. static const struct mtk_mmsys_routes mmsys_mt8183_routing_table[] = {
  26. MMSYS_ROUTE(OVL0, OVL_2L0,
  27. MT8183_DISP_OVL0_MOUT_EN, MT8183_OVL0_MOUT_EN_OVL0_2L,
  28. MT8183_OVL0_MOUT_EN_OVL0_2L),
  29. MMSYS_ROUTE(OVL_2L0, RDMA0,
  30. MT8183_DISP_OVL0_2L_MOUT_EN, MT8183_OVL0_2L_MOUT_EN_DISP_PATH0,
  31. MT8183_OVL0_2L_MOUT_EN_DISP_PATH0),
  32. MMSYS_ROUTE(OVL_2L1, RDMA1,
  33. MT8183_DISP_OVL1_2L_MOUT_EN, MT8183_OVL1_2L_MOUT_EN_RDMA1,
  34. MT8183_OVL1_2L_MOUT_EN_RDMA1),
  35. MMSYS_ROUTE(DITHER0, DSI0,
  36. MT8183_DISP_DITHER0_MOUT_EN, MT8183_DITHER0_MOUT_IN_DSI0,
  37. MT8183_DITHER0_MOUT_IN_DSI0),
  38. MMSYS_ROUTE(OVL_2L0, RDMA0,
  39. MT8183_DISP_PATH0_SEL_IN, MT8183_DISP_PATH0_SEL_IN_OVL0_2L,
  40. MT8183_DISP_PATH0_SEL_IN_OVL0_2L),
  41. MMSYS_ROUTE(RDMA1, DPI0,
  42. MT8183_DISP_DPI0_SEL_IN, MT8183_DPI0_SEL_IN_RDMA1,
  43. MT8183_DPI0_SEL_IN_RDMA1),
  44. MMSYS_ROUTE(RDMA0, COLOR0,
  45. MT8183_DISP_RDMA0_SOUT_SEL_IN, MT8183_RDMA0_SOUT_COLOR0,
  46. MT8183_RDMA0_SOUT_COLOR0),
  47. };
  48. #endif /* __SOC_MEDIATEK_MT8183_MMSYS_H */