rtc-pl031.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * drivers/rtc/rtc-pl031.c
  4. *
  5. * Real Time Clock interface for ARM AMBA PrimeCell 031 RTC
  6. *
  7. * Author: Deepak Saxena <dsaxena@plexity.net>
  8. *
  9. * Copyright 2006 (c) MontaVista Software, Inc.
  10. *
  11. * Author: Mian Yousaf Kaukab <mian.yousaf.kaukab@stericsson.com>
  12. * Copyright 2010 (c) ST-Ericsson AB
  13. */
  14. #include <linux/module.h>
  15. #include <linux/rtc.h>
  16. #include <linux/init.h>
  17. #include <linux/interrupt.h>
  18. #include <linux/amba/bus.h>
  19. #include <linux/io.h>
  20. #include <linux/bcd.h>
  21. #include <linux/delay.h>
  22. #include <linux/pm_wakeirq.h>
  23. #include <linux/slab.h>
  24. /*
  25. * Register definitions
  26. */
  27. #define RTC_DR 0x00 /* Data read register */
  28. #define RTC_MR 0x04 /* Match register */
  29. #define RTC_LR 0x08 /* Data load register */
  30. #define RTC_CR 0x0c /* Control register */
  31. #define RTC_IMSC 0x10 /* Interrupt mask and set register */
  32. #define RTC_RIS 0x14 /* Raw interrupt status register */
  33. #define RTC_MIS 0x18 /* Masked interrupt status register */
  34. #define RTC_ICR 0x1c /* Interrupt clear register */
  35. /* ST variants have additional timer functionality */
  36. #define RTC_TDR 0x20 /* Timer data read register */
  37. #define RTC_TLR 0x24 /* Timer data load register */
  38. #define RTC_TCR 0x28 /* Timer control register */
  39. #define RTC_YDR 0x30 /* Year data read register */
  40. #define RTC_YMR 0x34 /* Year match register */
  41. #define RTC_YLR 0x38 /* Year data load register */
  42. #define RTC_CR_EN (1 << 0) /* counter enable bit */
  43. #define RTC_CR_CWEN (1 << 26) /* Clockwatch enable bit */
  44. #define RTC_TCR_EN (1 << 1) /* Periodic timer enable bit */
  45. /* Common bit definitions for Interrupt status and control registers */
  46. #define RTC_BIT_AI (1 << 0) /* Alarm interrupt bit */
  47. #define RTC_BIT_PI (1 << 1) /* Periodic interrupt bit. ST variants only. */
  48. /* Common bit definations for ST v2 for reading/writing time */
  49. #define RTC_SEC_SHIFT 0
  50. #define RTC_SEC_MASK (0x3F << RTC_SEC_SHIFT) /* Second [0-59] */
  51. #define RTC_MIN_SHIFT 6
  52. #define RTC_MIN_MASK (0x3F << RTC_MIN_SHIFT) /* Minute [0-59] */
  53. #define RTC_HOUR_SHIFT 12
  54. #define RTC_HOUR_MASK (0x1F << RTC_HOUR_SHIFT) /* Hour [0-23] */
  55. #define RTC_WDAY_SHIFT 17
  56. #define RTC_WDAY_MASK (0x7 << RTC_WDAY_SHIFT) /* Day of Week [1-7] 1=Sunday */
  57. #define RTC_MDAY_SHIFT 20
  58. #define RTC_MDAY_MASK (0x1F << RTC_MDAY_SHIFT) /* Day of Month [1-31] */
  59. #define RTC_MON_SHIFT 25
  60. #define RTC_MON_MASK (0xF << RTC_MON_SHIFT) /* Month [1-12] 1=January */
  61. #define RTC_TIMER_FREQ 32768
  62. /**
  63. * struct pl031_vendor_data - per-vendor variations
  64. * @ops: the vendor-specific operations used on this silicon version
  65. * @clockwatch: if this is an ST Microelectronics silicon version with a
  66. * clockwatch function
  67. * @st_weekday: if this is an ST Microelectronics silicon version that need
  68. * the weekday fix
  69. * @irqflags: special IRQ flags per variant
  70. * @range_min: minimum date/time supported by the RTC
  71. * @range_max: maximum date/time supported by the RTC
  72. */
  73. struct pl031_vendor_data {
  74. struct rtc_class_ops ops;
  75. bool clockwatch;
  76. bool st_weekday;
  77. unsigned long irqflags;
  78. time64_t range_min;
  79. timeu64_t range_max;
  80. };
  81. struct pl031_local {
  82. struct pl031_vendor_data *vendor;
  83. struct rtc_device *rtc;
  84. void __iomem *base;
  85. };
  86. static int pl031_alarm_irq_enable(struct device *dev,
  87. unsigned int enabled)
  88. {
  89. struct pl031_local *ldata = dev_get_drvdata(dev);
  90. unsigned long imsc;
  91. /* Clear any pending alarm interrupts. */
  92. writel(RTC_BIT_AI, ldata->base + RTC_ICR);
  93. imsc = readl(ldata->base + RTC_IMSC);
  94. if (enabled == 1)
  95. writel(imsc | RTC_BIT_AI, ldata->base + RTC_IMSC);
  96. else
  97. writel(imsc & ~RTC_BIT_AI, ldata->base + RTC_IMSC);
  98. return 0;
  99. }
  100. /*
  101. * Convert Gregorian date to ST v2 RTC format.
  102. */
  103. static int pl031_stv2_tm_to_time(struct device *dev,
  104. struct rtc_time *tm, unsigned long *st_time,
  105. unsigned long *bcd_year)
  106. {
  107. int year = tm->tm_year + 1900;
  108. int wday = tm->tm_wday;
  109. /* wday masking is not working in hardware so wday must be valid */
  110. if (wday < -1 || wday > 6) {
  111. dev_err(dev, "invalid wday value %d\n", tm->tm_wday);
  112. return -EINVAL;
  113. } else if (wday == -1) {
  114. /* wday is not provided, calculate it here */
  115. struct rtc_time calc_tm;
  116. rtc_time64_to_tm(rtc_tm_to_time64(tm), &calc_tm);
  117. wday = calc_tm.tm_wday;
  118. }
  119. *bcd_year = (bin2bcd(year % 100) | bin2bcd(year / 100) << 8);
  120. *st_time = ((tm->tm_mon + 1) << RTC_MON_SHIFT)
  121. | (tm->tm_mday << RTC_MDAY_SHIFT)
  122. | ((wday + 1) << RTC_WDAY_SHIFT)
  123. | (tm->tm_hour << RTC_HOUR_SHIFT)
  124. | (tm->tm_min << RTC_MIN_SHIFT)
  125. | (tm->tm_sec << RTC_SEC_SHIFT);
  126. return 0;
  127. }
  128. /*
  129. * Convert ST v2 RTC format to Gregorian date.
  130. */
  131. static int pl031_stv2_time_to_tm(unsigned long st_time, unsigned long bcd_year,
  132. struct rtc_time *tm)
  133. {
  134. tm->tm_year = bcd2bin(bcd_year) + (bcd2bin(bcd_year >> 8) * 100);
  135. tm->tm_mon = ((st_time & RTC_MON_MASK) >> RTC_MON_SHIFT) - 1;
  136. tm->tm_mday = ((st_time & RTC_MDAY_MASK) >> RTC_MDAY_SHIFT);
  137. tm->tm_wday = ((st_time & RTC_WDAY_MASK) >> RTC_WDAY_SHIFT) - 1;
  138. tm->tm_hour = ((st_time & RTC_HOUR_MASK) >> RTC_HOUR_SHIFT);
  139. tm->tm_min = ((st_time & RTC_MIN_MASK) >> RTC_MIN_SHIFT);
  140. tm->tm_sec = ((st_time & RTC_SEC_MASK) >> RTC_SEC_SHIFT);
  141. tm->tm_yday = rtc_year_days(tm->tm_mday, tm->tm_mon, tm->tm_year);
  142. tm->tm_year -= 1900;
  143. return 0;
  144. }
  145. static int pl031_stv2_read_time(struct device *dev, struct rtc_time *tm)
  146. {
  147. struct pl031_local *ldata = dev_get_drvdata(dev);
  148. pl031_stv2_time_to_tm(readl(ldata->base + RTC_DR),
  149. readl(ldata->base + RTC_YDR), tm);
  150. return 0;
  151. }
  152. static int pl031_stv2_set_time(struct device *dev, struct rtc_time *tm)
  153. {
  154. unsigned long time;
  155. unsigned long bcd_year;
  156. struct pl031_local *ldata = dev_get_drvdata(dev);
  157. int ret;
  158. ret = pl031_stv2_tm_to_time(dev, tm, &time, &bcd_year);
  159. if (ret == 0) {
  160. writel(bcd_year, ldata->base + RTC_YLR);
  161. writel(time, ldata->base + RTC_LR);
  162. }
  163. return ret;
  164. }
  165. static int pl031_stv2_read_alarm(struct device *dev, struct rtc_wkalrm *alarm)
  166. {
  167. struct pl031_local *ldata = dev_get_drvdata(dev);
  168. int ret;
  169. ret = pl031_stv2_time_to_tm(readl(ldata->base + RTC_MR),
  170. readl(ldata->base + RTC_YMR), &alarm->time);
  171. alarm->pending = readl(ldata->base + RTC_RIS) & RTC_BIT_AI;
  172. alarm->enabled = readl(ldata->base + RTC_IMSC) & RTC_BIT_AI;
  173. return ret;
  174. }
  175. static int pl031_stv2_set_alarm(struct device *dev, struct rtc_wkalrm *alarm)
  176. {
  177. struct pl031_local *ldata = dev_get_drvdata(dev);
  178. unsigned long time;
  179. unsigned long bcd_year;
  180. int ret;
  181. ret = pl031_stv2_tm_to_time(dev, &alarm->time,
  182. &time, &bcd_year);
  183. if (ret == 0) {
  184. writel(bcd_year, ldata->base + RTC_YMR);
  185. writel(time, ldata->base + RTC_MR);
  186. pl031_alarm_irq_enable(dev, alarm->enabled);
  187. }
  188. return ret;
  189. }
  190. static irqreturn_t pl031_interrupt(int irq, void *dev_id)
  191. {
  192. struct pl031_local *ldata = dev_id;
  193. unsigned long rtcmis;
  194. unsigned long events = 0;
  195. rtcmis = readl(ldata->base + RTC_MIS);
  196. if (rtcmis & RTC_BIT_AI) {
  197. writel(RTC_BIT_AI, ldata->base + RTC_ICR);
  198. events |= (RTC_AF | RTC_IRQF);
  199. rtc_update_irq(ldata->rtc, 1, events);
  200. return IRQ_HANDLED;
  201. }
  202. return IRQ_NONE;
  203. }
  204. static int pl031_read_time(struct device *dev, struct rtc_time *tm)
  205. {
  206. struct pl031_local *ldata = dev_get_drvdata(dev);
  207. rtc_time64_to_tm(readl(ldata->base + RTC_DR), tm);
  208. return 0;
  209. }
  210. static int pl031_set_time(struct device *dev, struct rtc_time *tm)
  211. {
  212. struct pl031_local *ldata = dev_get_drvdata(dev);
  213. writel(rtc_tm_to_time64(tm), ldata->base + RTC_LR);
  214. return 0;
  215. }
  216. static int pl031_read_alarm(struct device *dev, struct rtc_wkalrm *alarm)
  217. {
  218. struct pl031_local *ldata = dev_get_drvdata(dev);
  219. rtc_time64_to_tm(readl(ldata->base + RTC_MR), &alarm->time);
  220. alarm->pending = readl(ldata->base + RTC_RIS) & RTC_BIT_AI;
  221. alarm->enabled = readl(ldata->base + RTC_IMSC) & RTC_BIT_AI;
  222. return 0;
  223. }
  224. static int pl031_set_alarm(struct device *dev, struct rtc_wkalrm *alarm)
  225. {
  226. struct pl031_local *ldata = dev_get_drvdata(dev);
  227. writel(rtc_tm_to_time64(&alarm->time), ldata->base + RTC_MR);
  228. pl031_alarm_irq_enable(dev, alarm->enabled);
  229. return 0;
  230. }
  231. static void pl031_remove(struct amba_device *adev)
  232. {
  233. struct pl031_local *ldata = dev_get_drvdata(&adev->dev);
  234. if (adev->irq[0])
  235. free_irq(adev->irq[0], ldata);
  236. amba_release_regions(adev);
  237. }
  238. static int pl031_probe(struct amba_device *adev, const struct amba_id *id)
  239. {
  240. int ret;
  241. struct pl031_local *ldata;
  242. struct pl031_vendor_data *vendor = id->data;
  243. struct rtc_class_ops *ops;
  244. unsigned long time, data;
  245. ret = amba_request_regions(adev, NULL);
  246. if (ret)
  247. goto err_req;
  248. ldata = devm_kzalloc(&adev->dev, sizeof(struct pl031_local),
  249. GFP_KERNEL);
  250. ops = devm_kmemdup(&adev->dev, &vendor->ops, sizeof(vendor->ops),
  251. GFP_KERNEL);
  252. if (!ldata || !ops) {
  253. ret = -ENOMEM;
  254. goto out;
  255. }
  256. ldata->vendor = vendor;
  257. ldata->base = devm_ioremap(&adev->dev, adev->res.start,
  258. resource_size(&adev->res));
  259. if (!ldata->base) {
  260. ret = -ENOMEM;
  261. goto out;
  262. }
  263. amba_set_drvdata(adev, ldata);
  264. dev_dbg(&adev->dev, "designer ID = 0x%02x\n", amba_manf(adev));
  265. dev_dbg(&adev->dev, "revision = 0x%01x\n", amba_rev(adev));
  266. data = readl(ldata->base + RTC_CR);
  267. /* Enable the clockwatch on ST Variants */
  268. if (vendor->clockwatch)
  269. data |= RTC_CR_CWEN;
  270. else
  271. data |= RTC_CR_EN;
  272. writel(data, ldata->base + RTC_CR);
  273. /*
  274. * On ST PL031 variants, the RTC reset value does not provide correct
  275. * weekday for 2000-01-01. Correct the erroneous sunday to saturday.
  276. */
  277. if (vendor->st_weekday) {
  278. if (readl(ldata->base + RTC_YDR) == 0x2000) {
  279. time = readl(ldata->base + RTC_DR);
  280. if ((time &
  281. (RTC_MON_MASK | RTC_MDAY_MASK | RTC_WDAY_MASK))
  282. == 0x02120000) {
  283. time = time | (0x7 << RTC_WDAY_SHIFT);
  284. writel(0x2000, ldata->base + RTC_YLR);
  285. writel(time, ldata->base + RTC_LR);
  286. }
  287. }
  288. }
  289. devm_device_init_wakeup(&adev->dev);
  290. ldata->rtc = devm_rtc_allocate_device(&adev->dev);
  291. if (IS_ERR(ldata->rtc)) {
  292. ret = PTR_ERR(ldata->rtc);
  293. goto out;
  294. }
  295. if (!adev->irq[0])
  296. clear_bit(RTC_FEATURE_ALARM, ldata->rtc->features);
  297. ldata->rtc->ops = ops;
  298. ldata->rtc->range_min = vendor->range_min;
  299. ldata->rtc->range_max = vendor->range_max;
  300. ret = devm_rtc_register_device(ldata->rtc);
  301. if (ret)
  302. goto out;
  303. if (adev->irq[0]) {
  304. ret = request_irq(adev->irq[0], pl031_interrupt,
  305. vendor->irqflags, "rtc-pl031", ldata);
  306. if (ret)
  307. goto out;
  308. devm_pm_set_wake_irq(&adev->dev, adev->irq[0]);
  309. }
  310. return 0;
  311. out:
  312. amba_release_regions(adev);
  313. err_req:
  314. return ret;
  315. }
  316. /* Operations for the original ARM version */
  317. static struct pl031_vendor_data arm_pl031 = {
  318. .ops = {
  319. .read_time = pl031_read_time,
  320. .set_time = pl031_set_time,
  321. .read_alarm = pl031_read_alarm,
  322. .set_alarm = pl031_set_alarm,
  323. .alarm_irq_enable = pl031_alarm_irq_enable,
  324. },
  325. .range_max = U32_MAX,
  326. };
  327. /* The First ST derivative */
  328. static struct pl031_vendor_data stv1_pl031 = {
  329. .ops = {
  330. .read_time = pl031_read_time,
  331. .set_time = pl031_set_time,
  332. .read_alarm = pl031_read_alarm,
  333. .set_alarm = pl031_set_alarm,
  334. .alarm_irq_enable = pl031_alarm_irq_enable,
  335. },
  336. .clockwatch = true,
  337. .st_weekday = true,
  338. .range_max = U32_MAX,
  339. };
  340. /* And the second ST derivative */
  341. static struct pl031_vendor_data stv2_pl031 = {
  342. .ops = {
  343. .read_time = pl031_stv2_read_time,
  344. .set_time = pl031_stv2_set_time,
  345. .read_alarm = pl031_stv2_read_alarm,
  346. .set_alarm = pl031_stv2_set_alarm,
  347. .alarm_irq_enable = pl031_alarm_irq_enable,
  348. },
  349. .clockwatch = true,
  350. .st_weekday = true,
  351. /*
  352. * This variant shares the IRQ with another block and must not
  353. * suspend that IRQ line.
  354. * TODO check if it shares with IRQF_NO_SUSPEND user, else we can
  355. * remove IRQF_COND_SUSPEND
  356. */
  357. .irqflags = IRQF_SHARED | IRQF_COND_SUSPEND,
  358. .range_min = RTC_TIMESTAMP_BEGIN_0000,
  359. .range_max = RTC_TIMESTAMP_END_9999,
  360. };
  361. static const struct amba_id pl031_ids[] = {
  362. {
  363. .id = 0x00041031,
  364. .mask = 0x000fffff,
  365. .data = &arm_pl031,
  366. },
  367. /* ST Micro variants */
  368. {
  369. .id = 0x00180031,
  370. .mask = 0x00ffffff,
  371. .data = &stv1_pl031,
  372. },
  373. {
  374. .id = 0x00280031,
  375. .mask = 0x00ffffff,
  376. .data = &stv2_pl031,
  377. },
  378. {0, 0},
  379. };
  380. MODULE_DEVICE_TABLE(amba, pl031_ids);
  381. static struct amba_driver pl031_driver = {
  382. .drv = {
  383. .name = "rtc-pl031",
  384. },
  385. .id_table = pl031_ids,
  386. .probe = pl031_probe,
  387. .remove = pl031_remove,
  388. };
  389. module_amba_driver(pl031_driver);
  390. MODULE_AUTHOR("Deepak Saxena <dsaxena@plexity.net>");
  391. MODULE_DESCRIPTION("ARM AMBA PL031 RTC Driver");
  392. MODULE_LICENSE("GPL");