rtc-loongson.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Loongson RTC driver
  4. *
  5. * Maintained out-of-tree by Huacai Chen <chenhuacai@kernel.org>.
  6. * Rewritten for mainline by WANG Xuerui <git@xen0n.name>.
  7. * Binbin Zhou <zhoubinbin@loongson.cn>
  8. */
  9. #include <linux/bitfield.h>
  10. #include <linux/kernel.h>
  11. #include <linux/module.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/regmap.h>
  14. #include <linux/rtc.h>
  15. #include <linux/acpi.h>
  16. /* Time Of Year(TOY) counters registers */
  17. #define TOY_TRIM_REG 0x20 /* Must be initialized to 0 */
  18. #define TOY_WRITE0_REG 0x24 /* TOY low 32-bits value (write-only) */
  19. #define TOY_WRITE1_REG 0x28 /* TOY high 32-bits value (write-only) */
  20. #define TOY_READ0_REG 0x2c /* TOY low 32-bits value (read-only) */
  21. #define TOY_READ1_REG 0x30 /* TOY high 32-bits value (read-only) */
  22. #define TOY_MATCH0_REG 0x34 /* TOY timing interrupt 0 */
  23. #define TOY_MATCH1_REG 0x38 /* TOY timing interrupt 1 */
  24. #define TOY_MATCH2_REG 0x3c /* TOY timing interrupt 2 */
  25. /* RTC counters registers */
  26. #define RTC_CTRL_REG 0x40 /* TOY and RTC control register */
  27. #define RTC_TRIM_REG 0x60 /* Must be initialized to 0 */
  28. #define RTC_WRITE0_REG 0x64 /* RTC counters value (write-only) */
  29. #define RTC_READ0_REG 0x68 /* RTC counters value (read-only) */
  30. #define RTC_MATCH0_REG 0x6c /* RTC timing interrupt 0 */
  31. #define RTC_MATCH1_REG 0x70 /* RTC timing interrupt 1 */
  32. #define RTC_MATCH2_REG 0x74 /* RTC timing interrupt 2 */
  33. /* bitmask of TOY_WRITE0_REG */
  34. #define TOY_MON GENMASK(31, 26)
  35. #define TOY_DAY GENMASK(25, 21)
  36. #define TOY_HOUR GENMASK(20, 16)
  37. #define TOY_MIN GENMASK(15, 10)
  38. #define TOY_SEC GENMASK(9, 4)
  39. #define TOY_MSEC GENMASK(3, 0)
  40. /* bitmask of TOY_MATCH0/1/2_REG */
  41. #define TOY_MATCH_YEAR GENMASK(31, 26)
  42. #define TOY_MATCH_MON GENMASK(25, 22)
  43. #define TOY_MATCH_DAY GENMASK(21, 17)
  44. #define TOY_MATCH_HOUR GENMASK(16, 12)
  45. #define TOY_MATCH_MIN GENMASK(11, 6)
  46. #define TOY_MATCH_SEC GENMASK(5, 0)
  47. /* bitmask of RTC_CTRL_REG */
  48. #define RTC_ENABLE BIT(13) /* 1: RTC counters enable */
  49. #define TOY_ENABLE BIT(11) /* 1: TOY counters enable */
  50. #define OSC_ENABLE BIT(8) /* 1: 32.768k crystal enable */
  51. #define TOY_ENABLE_MASK (TOY_ENABLE | OSC_ENABLE)
  52. /* PM domain registers */
  53. #define PM1_STS_REG 0x0c /* Power management 1 status register */
  54. #define RTC_STS BIT(10) /* RTC status */
  55. #define PM1_EN_REG 0x10 /* Power management 1 enable register */
  56. #define RTC_EN BIT(10) /* RTC event enable */
  57. /*
  58. * According to the LS1C manual, RTC_CTRL and alarm-related registers are not defined.
  59. * Accessing the relevant registers will cause the system to hang.
  60. */
  61. #define LOONGSON_RTC_CTRL_WORKAROUND BIT(0)
  62. #define LOONGSON_RTC_ALARM_WORKAROUND BIT(1)
  63. struct loongson_rtc_config {
  64. u32 pm_offset; /* Offset of PM domain, for RTC alarm wakeup */
  65. u32 flags; /* Workaround bits */
  66. };
  67. struct loongson_rtc_priv {
  68. spinlock_t lock; /* protects PM registers access */
  69. u32 fix_year; /* RTC alarm year compensation value */
  70. struct rtc_device *rtcdev;
  71. struct regmap *regmap;
  72. void __iomem *pm_base; /* PM domain base, for RTC alarm wakeup */
  73. const struct loongson_rtc_config *config;
  74. };
  75. static const struct loongson_rtc_config ls1b_rtc_config = {
  76. .pm_offset = 0,
  77. .flags = 0,
  78. };
  79. static const struct loongson_rtc_config ls1c_rtc_config = {
  80. .pm_offset = 0,
  81. .flags = LOONGSON_RTC_CTRL_WORKAROUND | LOONGSON_RTC_ALARM_WORKAROUND,
  82. };
  83. static const struct loongson_rtc_config generic_rtc_config = {
  84. .pm_offset = 0x100,
  85. .flags = 0,
  86. };
  87. static const struct loongson_rtc_config ls2k0300_rtc_config = {
  88. .pm_offset = 0x0,
  89. .flags = LOONGSON_RTC_ALARM_WORKAROUND,
  90. };
  91. static const struct loongson_rtc_config ls2k1000_rtc_config = {
  92. .pm_offset = 0x800,
  93. .flags = 0,
  94. };
  95. static const struct regmap_config loongson_rtc_regmap_config = {
  96. .reg_bits = 32,
  97. .val_bits = 32,
  98. .reg_stride = 4,
  99. };
  100. /* RTC alarm irq handler */
  101. static irqreturn_t loongson_rtc_isr(int irq, void *id)
  102. {
  103. struct loongson_rtc_priv *priv = (struct loongson_rtc_priv *)id;
  104. rtc_update_irq(priv->rtcdev, 1, RTC_AF | RTC_IRQF);
  105. /*
  106. * The TOY_MATCH0_REG should be cleared 0 here,
  107. * otherwise the interrupt cannot be cleared.
  108. */
  109. regmap_write(priv->regmap, TOY_MATCH0_REG, 0);
  110. return IRQ_HANDLED;
  111. }
  112. /* For ACPI fixed event handler */
  113. static u32 loongson_rtc_handler(void *id)
  114. {
  115. struct loongson_rtc_priv *priv = (struct loongson_rtc_priv *)id;
  116. rtc_update_irq(priv->rtcdev, 1, RTC_AF | RTC_IRQF);
  117. /*
  118. * The TOY_MATCH0_REG should be cleared 0 here,
  119. * otherwise the interrupt cannot be cleared.
  120. */
  121. regmap_write(priv->regmap, TOY_MATCH0_REG, 0);
  122. spin_lock(&priv->lock);
  123. /* Disable RTC alarm wakeup and interrupt */
  124. writel(readl(priv->pm_base + PM1_EN_REG) & ~RTC_EN,
  125. priv->pm_base + PM1_EN_REG);
  126. /* Clear RTC interrupt status */
  127. writel(RTC_STS, priv->pm_base + PM1_STS_REG);
  128. spin_unlock(&priv->lock);
  129. return ACPI_INTERRUPT_HANDLED;
  130. }
  131. static int loongson_rtc_set_enabled(struct device *dev)
  132. {
  133. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  134. if (priv->config->flags & LOONGSON_RTC_CTRL_WORKAROUND)
  135. return 0;
  136. /* Enable RTC TOY counters and crystal */
  137. return regmap_update_bits(priv->regmap, RTC_CTRL_REG, TOY_ENABLE_MASK,
  138. TOY_ENABLE_MASK);
  139. }
  140. static bool loongson_rtc_get_enabled(struct device *dev)
  141. {
  142. int ret;
  143. u32 ctrl_data;
  144. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  145. if (priv->config->flags & LOONGSON_RTC_CTRL_WORKAROUND)
  146. return true;
  147. ret = regmap_read(priv->regmap, RTC_CTRL_REG, &ctrl_data);
  148. if (ret < 0)
  149. return false;
  150. return ctrl_data & TOY_ENABLE_MASK;
  151. }
  152. static int loongson_rtc_read_time(struct device *dev, struct rtc_time *tm)
  153. {
  154. int ret;
  155. u32 rtc_data[2];
  156. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  157. if (!loongson_rtc_get_enabled(dev))
  158. return -EINVAL;
  159. ret = regmap_bulk_read(priv->regmap, TOY_READ0_REG, rtc_data,
  160. ARRAY_SIZE(rtc_data));
  161. if (ret < 0)
  162. return ret;
  163. tm->tm_sec = FIELD_GET(TOY_SEC, rtc_data[0]);
  164. tm->tm_min = FIELD_GET(TOY_MIN, rtc_data[0]);
  165. tm->tm_hour = FIELD_GET(TOY_HOUR, rtc_data[0]);
  166. tm->tm_mday = FIELD_GET(TOY_DAY, rtc_data[0]);
  167. tm->tm_mon = FIELD_GET(TOY_MON, rtc_data[0]) - 1;
  168. tm->tm_year = rtc_data[1];
  169. /* Prepare for RTC alarm year compensation value. */
  170. priv->fix_year = tm->tm_year / 64 * 64;
  171. return 0;
  172. }
  173. static int loongson_rtc_set_time(struct device *dev, struct rtc_time *tm)
  174. {
  175. int ret;
  176. u32 rtc_data[2];
  177. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  178. rtc_data[0] = FIELD_PREP(TOY_SEC, tm->tm_sec)
  179. | FIELD_PREP(TOY_MIN, tm->tm_min)
  180. | FIELD_PREP(TOY_HOUR, tm->tm_hour)
  181. | FIELD_PREP(TOY_DAY, tm->tm_mday)
  182. | FIELD_PREP(TOY_MON, tm->tm_mon + 1);
  183. rtc_data[1] = tm->tm_year;
  184. ret = regmap_bulk_write(priv->regmap, TOY_WRITE0_REG, rtc_data,
  185. ARRAY_SIZE(rtc_data));
  186. if (ret < 0)
  187. return ret;
  188. return loongson_rtc_set_enabled(dev);
  189. }
  190. static int loongson_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm)
  191. {
  192. int ret;
  193. u32 alarm_data;
  194. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  195. ret = regmap_read(priv->regmap, TOY_MATCH0_REG, &alarm_data);
  196. if (ret < 0)
  197. return ret;
  198. alrm->time.tm_sec = FIELD_GET(TOY_MATCH_SEC, alarm_data);
  199. alrm->time.tm_min = FIELD_GET(TOY_MATCH_MIN, alarm_data);
  200. alrm->time.tm_hour = FIELD_GET(TOY_MATCH_HOUR, alarm_data);
  201. alrm->time.tm_mday = FIELD_GET(TOY_MATCH_DAY, alarm_data);
  202. alrm->time.tm_mon = FIELD_GET(TOY_MATCH_MON, alarm_data) - 1;
  203. /*
  204. * This is a hardware bug: the year field of SYS_TOYMATCH is only 6 bits,
  205. * making it impossible to save year values larger than 64.
  206. *
  207. * SYS_TOYMATCH is used to match the alarm time value and determine if
  208. * an alarm is triggered, so we must keep the lower 6 bits of the year
  209. * value constant during the value conversion.
  210. *
  211. * In summary, we need to manually add 64(or a multiple of 64) to the
  212. * year value to avoid the invalid alarm prompt at startup.
  213. */
  214. alrm->time.tm_year = FIELD_GET(TOY_MATCH_YEAR, alarm_data) + priv->fix_year;
  215. alrm->enabled = !!(readl(priv->pm_base + PM1_EN_REG) & RTC_EN);
  216. return 0;
  217. }
  218. static int loongson_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled)
  219. {
  220. u32 val;
  221. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  222. spin_lock(&priv->lock);
  223. val = readl(priv->pm_base + PM1_EN_REG);
  224. /* Enable RTC alarm wakeup */
  225. writel(enabled ? val | RTC_EN : val & ~RTC_EN,
  226. priv->pm_base + PM1_EN_REG);
  227. spin_unlock(&priv->lock);
  228. return 0;
  229. }
  230. static int loongson_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm)
  231. {
  232. int ret;
  233. u32 alarm_data;
  234. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  235. alarm_data = FIELD_PREP(TOY_MATCH_SEC, alrm->time.tm_sec)
  236. | FIELD_PREP(TOY_MATCH_MIN, alrm->time.tm_min)
  237. | FIELD_PREP(TOY_MATCH_HOUR, alrm->time.tm_hour)
  238. | FIELD_PREP(TOY_MATCH_DAY, alrm->time.tm_mday)
  239. | FIELD_PREP(TOY_MATCH_MON, alrm->time.tm_mon + 1)
  240. | FIELD_PREP(TOY_MATCH_YEAR, alrm->time.tm_year - priv->fix_year);
  241. ret = regmap_write(priv->regmap, TOY_MATCH0_REG, alarm_data);
  242. if (ret < 0)
  243. return ret;
  244. return loongson_rtc_alarm_irq_enable(dev, alrm->enabled);
  245. }
  246. static const struct rtc_class_ops loongson_rtc_ops = {
  247. .read_time = loongson_rtc_read_time,
  248. .set_time = loongson_rtc_set_time,
  249. .read_alarm = loongson_rtc_read_alarm,
  250. .set_alarm = loongson_rtc_set_alarm,
  251. .alarm_irq_enable = loongson_rtc_alarm_irq_enable,
  252. };
  253. static int loongson_rtc_alarm_setting(struct platform_device *pdev, void __iomem *regs)
  254. {
  255. int ret = 0, alarm_irq;
  256. struct device *dev = &pdev->dev;
  257. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  258. if (priv->config->flags & LOONGSON_RTC_ALARM_WORKAROUND) {
  259. /* Loongson-1C/Loongson-2K0300 RTC does not support alarm */
  260. clear_bit(RTC_FEATURE_ALARM, priv->rtcdev->features);
  261. return 0;
  262. }
  263. /* Get RTC alarm irq */
  264. alarm_irq = platform_get_irq(pdev, 0);
  265. if (alarm_irq < 0)
  266. return alarm_irq;
  267. ret = devm_request_irq(dev, alarm_irq, loongson_rtc_isr, 0, "loongson-alarm",
  268. priv);
  269. if (ret < 0)
  270. return ret;
  271. priv->pm_base = regs - priv->config->pm_offset;
  272. device_init_wakeup(dev, true);
  273. if (has_acpi_companion(dev))
  274. acpi_install_fixed_event_handler(ACPI_EVENT_RTC,
  275. loongson_rtc_handler, priv);
  276. return ret;
  277. }
  278. static int loongson_rtc_probe(struct platform_device *pdev)
  279. {
  280. int ret;
  281. void __iomem *regs;
  282. struct loongson_rtc_priv *priv;
  283. struct device *dev = &pdev->dev;
  284. priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
  285. if (!priv)
  286. return -ENOMEM;
  287. regs = devm_platform_ioremap_resource(pdev, 0);
  288. if (IS_ERR(regs))
  289. return dev_err_probe(dev, PTR_ERR(regs),
  290. "devm_platform_ioremap_resource failed\n");
  291. priv->regmap = devm_regmap_init_mmio(dev, regs,
  292. &loongson_rtc_regmap_config);
  293. if (IS_ERR(priv->regmap))
  294. return dev_err_probe(dev, PTR_ERR(priv->regmap),
  295. "devm_regmap_init_mmio failed\n");
  296. priv->config = device_get_match_data(dev);
  297. spin_lock_init(&priv->lock);
  298. platform_set_drvdata(pdev, priv);
  299. priv->rtcdev = devm_rtc_allocate_device(dev);
  300. if (IS_ERR(priv->rtcdev))
  301. return dev_err_probe(dev, PTR_ERR(priv->rtcdev),
  302. "devm_rtc_allocate_device failed\n");
  303. ret = loongson_rtc_alarm_setting(pdev, regs);
  304. if (ret)
  305. return ret;
  306. /* Loongson RTC does not support UIE */
  307. clear_bit(RTC_FEATURE_UPDATE_INTERRUPT, priv->rtcdev->features);
  308. priv->rtcdev->ops = &loongson_rtc_ops;
  309. priv->rtcdev->range_min = RTC_TIMESTAMP_BEGIN_2000;
  310. priv->rtcdev->range_max = RTC_TIMESTAMP_END_2099;
  311. return devm_rtc_register_device(priv->rtcdev);
  312. }
  313. static void loongson_rtc_remove(struct platform_device *pdev)
  314. {
  315. struct device *dev = &pdev->dev;
  316. struct loongson_rtc_priv *priv = dev_get_drvdata(dev);
  317. if (!test_bit(RTC_FEATURE_ALARM, priv->rtcdev->features))
  318. return;
  319. if (has_acpi_companion(dev))
  320. acpi_remove_fixed_event_handler(ACPI_EVENT_RTC,
  321. loongson_rtc_handler);
  322. device_init_wakeup(dev, false);
  323. loongson_rtc_alarm_irq_enable(dev, 0);
  324. }
  325. static const struct of_device_id loongson_rtc_of_match[] = {
  326. { .compatible = "loongson,ls1b-rtc", .data = &ls1b_rtc_config },
  327. { .compatible = "loongson,ls1c-rtc", .data = &ls1c_rtc_config },
  328. { .compatible = "loongson,ls7a-rtc", .data = &generic_rtc_config },
  329. { .compatible = "loongson,ls2k0300-rtc", .data = &ls2k0300_rtc_config },
  330. { .compatible = "loongson,ls2k1000-rtc", .data = &ls2k1000_rtc_config },
  331. { /* sentinel */ }
  332. };
  333. MODULE_DEVICE_TABLE(of, loongson_rtc_of_match);
  334. static const struct acpi_device_id loongson_rtc_acpi_match[] = {
  335. { "LOON0001", .driver_data = (kernel_ulong_t)&generic_rtc_config },
  336. { }
  337. };
  338. MODULE_DEVICE_TABLE(acpi, loongson_rtc_acpi_match);
  339. static struct platform_driver loongson_rtc_driver = {
  340. .probe = loongson_rtc_probe,
  341. .remove = loongson_rtc_remove,
  342. .driver = {
  343. .name = "loongson-rtc",
  344. .of_match_table = loongson_rtc_of_match,
  345. .acpi_match_table = loongson_rtc_acpi_match,
  346. },
  347. };
  348. module_platform_driver(loongson_rtc_driver);
  349. MODULE_DESCRIPTION("Loongson RTC driver");
  350. MODULE_AUTHOR("Binbin Zhou <zhoubinbin@loongson.cn>");
  351. MODULE_AUTHOR("WANG Xuerui <git@xen0n.name>");
  352. MODULE_AUTHOR("Huacai Chen <chenhuacai@kernel.org>");
  353. MODULE_LICENSE("GPL");