rt8092.c 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313
  1. // SPDX-License-Identifier: GPL-2.0+
  2. //
  3. // Copyright (c) 2025 Richtek Technology Corp.
  4. //
  5. // Author: ChiYuan Huang <cy_huang@richtek.com>
  6. #include <linux/bitfield.h>
  7. #include <linux/bits.h>
  8. #include <linux/gpio/consumer.h>
  9. #include <linux/i2c.h>
  10. #include <linux/mod_devicetable.h>
  11. #include <linux/module.h>
  12. #include <linux/property.h>
  13. #include <linux/regmap.h>
  14. #include <linux/regulator/consumer.h>
  15. #include <linux/regulator/driver.h>
  16. #include <linux/regulator/of_regulator.h>
  17. #define RT8092_REG_MNTRPT 0x00
  18. #define RT8092_REG_VOUTH 0x10
  19. #define RT8092_REG_VOUTL 0x11
  20. #define RT8092_REG_PWMMODE 0x14
  21. #define RT8092_REG_EVENT 0x18
  22. #define RT8092_REG_VBANKH 0x1C
  23. #define RT8092_REG_VBANKL 0x1D
  24. #define RT8092_REG_VBOUND 0x1E
  25. #define RT8092_TSDEVT_MASK BIT(7)
  26. #define RT8092_PGEVT_MASK BIT(0)
  27. #define RT8092_VSEL_MASK GENMASK(6, 0)
  28. #define RT8092_VOUTEN_MASK BIT(7)
  29. #define RT8092_FPWML_MASK BIT(7)
  30. #define RT8092_FPWMH_MASK BIT(6)
  31. #define RT8092_OCPEVT_MASK BIT(7)
  32. #define RT8092_SCPEVT_MASK BIT(4)
  33. #define RT8092_VINUVEVT_MASK BIT(1)
  34. #define RT8092_VBANK_MASK GENMASK(1, 0)
  35. #define RT8092_MODE_AUTO 0
  36. #define RT8092_MODE_FPWM 1
  37. #define RT8092_VOUT_BASEUV 303125
  38. #define RT8092_VOUT_STEPUV 3125
  39. #define RT8092_VOUT_MINSEL 15
  40. #define RT8092_NUM_VOLTS 128
  41. #define RT8092_INITSS_US 400
  42. static int rt8092_get_vbank_index(struct regmap *regmap, bool vsel_high, unsigned int *vbank_idx)
  43. {
  44. unsigned int vbank_reg = vsel_high ? RT8092_REG_VBANKH : RT8092_REG_VBANKL;
  45. unsigned int index;
  46. int ret;
  47. ret = regmap_read(regmap, vbank_reg, &index);
  48. if (ret)
  49. return ret;
  50. *vbank_idx = FIELD_GET(RT8092_VBANK_MASK, index);
  51. return 0;
  52. }
  53. static int rt8092_set_operating_mode(struct regulator_dev *rdev, unsigned int mode)
  54. {
  55. const struct regulator_desc *desc = rdev->desc;
  56. struct regmap *regmap = rdev_get_regmap(rdev);
  57. unsigned int mode_mask, mode_val;
  58. mode_mask = desc->vsel_reg == RT8092_REG_VOUTH ? RT8092_FPWMH_MASK : RT8092_FPWML_MASK;
  59. switch (mode) {
  60. case REGULATOR_MODE_FAST:
  61. mode_val = mode_mask;
  62. break;
  63. case REGULATOR_MODE_NORMAL:
  64. mode_val = 0;
  65. break;
  66. default:
  67. return -EINVAL;
  68. }
  69. return regmap_update_bits(regmap, RT8092_REG_PWMMODE, mode_mask, mode_val);
  70. }
  71. static unsigned int rt8092_get_operating_mode(struct regulator_dev *rdev)
  72. {
  73. const struct regulator_desc *desc = rdev->desc;
  74. struct regmap *regmap = rdev_get_regmap(rdev);
  75. unsigned int mode_mask, mode_val;
  76. int ret;
  77. mode_mask = desc->vsel_reg == RT8092_REG_VOUTH ? RT8092_FPWMH_MASK : RT8092_FPWML_MASK;
  78. ret = regmap_read(regmap, RT8092_REG_PWMMODE, &mode_val);
  79. if (ret)
  80. return REGULATOR_MODE_INVALID;
  81. return mode_val & mode_mask ? REGULATOR_MODE_FAST : REGULATOR_MODE_NORMAL;
  82. }
  83. static int rt8092_get_error_flags(struct regulator_dev *rdev, unsigned int *flags)
  84. {
  85. struct regmap *regmap = rdev_get_regmap(rdev);
  86. unsigned int mntrpt, evtrpt, events = 0;
  87. int ret;
  88. ret = regmap_read(regmap, RT8092_REG_MNTRPT, &mntrpt);
  89. if (ret)
  90. return ret;
  91. ret = regmap_read(regmap, RT8092_REG_EVENT, &evtrpt);
  92. if (ret)
  93. return ret;
  94. if (!(mntrpt & RT8092_PGEVT_MASK) || evtrpt & RT8092_VINUVEVT_MASK)
  95. events |= REGULATOR_ERROR_UNDER_VOLTAGE;
  96. if (mntrpt & RT8092_TSDEVT_MASK)
  97. events |= REGULATOR_ERROR_OVER_TEMP;
  98. if (evtrpt & RT8092_OCPEVT_MASK)
  99. events |= REGULATOR_ERROR_OVER_CURRENT;
  100. if (evtrpt & RT8092_SCPEVT_MASK)
  101. events |= REGULATOR_ERROR_FAIL;
  102. *flags = events;
  103. return 0;
  104. }
  105. static int rt8092_set_suspend_voltage(struct regulator_dev *rdev, int uV)
  106. {
  107. const struct regulator_desc *desc = rdev->desc;
  108. struct regmap *regmap = rdev_get_regmap(rdev);
  109. unsigned int vsel_reg, vsel_val, vbank_idx;
  110. bool vsel_high;
  111. int ret;
  112. vsel_reg = desc->vsel_reg == RT8092_REG_VOUTH ? RT8092_REG_VOUTL : RT8092_REG_VOUTH;
  113. vsel_high = desc->vsel_reg == RT8092_REG_VOUTH;
  114. ret = rt8092_get_vbank_index(regmap, vsel_high, &vbank_idx);
  115. if (ret)
  116. return ret;
  117. /* VOUT = (BASEUV + STEPUV * VSEL) * 2^vbank_idx */
  118. uV >>= vbank_idx;
  119. if (uV < RT8092_VOUT_BASEUV)
  120. return -EINVAL;
  121. vsel_val = (uV - RT8092_VOUT_BASEUV) / RT8092_VOUT_STEPUV;
  122. if (vsel_val < RT8092_VOUT_MINSEL || vsel_val >= RT8092_NUM_VOLTS)
  123. return -EINVAL;
  124. return regmap_update_bits(regmap, vsel_reg, RT8092_VSEL_MASK, vsel_val);
  125. }
  126. static int rt8092_set_suspend_enable(struct regulator_dev *rdev)
  127. {
  128. const struct regulator_desc *desc = rdev->desc;
  129. struct regmap *regmap = rdev_get_regmap(rdev);
  130. unsigned int enable_reg;
  131. enable_reg = desc->vsel_reg == RT8092_REG_VOUTH ? RT8092_REG_VOUTL : RT8092_REG_VOUTH;
  132. return regmap_set_bits(regmap, enable_reg, RT8092_VOUTEN_MASK);
  133. }
  134. static int rt8092_set_suspend_disable(struct regulator_dev *rdev)
  135. {
  136. const struct regulator_desc *desc = rdev->desc;
  137. struct regmap *regmap = rdev_get_regmap(rdev);
  138. unsigned int enable_reg;
  139. enable_reg = desc->vsel_reg == RT8092_REG_VOUTH ? RT8092_REG_VOUTL : RT8092_REG_VOUTH;
  140. return regmap_clear_bits(regmap, enable_reg, RT8092_VOUTEN_MASK);
  141. }
  142. static int rt8092_set_suspend_mode(struct regulator_dev *rdev, unsigned int mode)
  143. {
  144. const struct regulator_desc *desc = rdev->desc;
  145. struct regmap *regmap = rdev_get_regmap(rdev);
  146. unsigned int mode_mask, mode_val;
  147. mode_mask = desc->vsel_reg == RT8092_REG_VOUTH ? RT8092_FPWML_MASK : RT8092_FPWMH_MASK;
  148. switch (mode) {
  149. case REGULATOR_MODE_FAST:
  150. mode_val = mode_mask;
  151. break;
  152. case REGULATOR_MODE_NORMAL:
  153. mode_val = 0;
  154. break;
  155. default:
  156. return -EINVAL;
  157. }
  158. return regmap_update_bits(regmap, RT8092_REG_PWMMODE, mode_mask, mode_val);
  159. }
  160. static const struct regulator_ops rt8092_regulator_ops = {
  161. .list_voltage = regulator_list_voltage_linear,
  162. .get_voltage_sel = regulator_get_voltage_sel_regmap,
  163. .set_voltage_sel = regulator_set_voltage_sel_regmap,
  164. .enable = regulator_enable_regmap,
  165. .disable = regulator_disable_regmap,
  166. .is_enabled = regulator_is_enabled_regmap,
  167. .set_mode = rt8092_set_operating_mode,
  168. .get_mode = rt8092_get_operating_mode,
  169. .get_error_flags = rt8092_get_error_flags,
  170. .set_suspend_voltage = rt8092_set_suspend_voltage,
  171. .set_suspend_enable = rt8092_set_suspend_enable,
  172. .set_suspend_disable = rt8092_set_suspend_disable,
  173. .set_suspend_mode = rt8092_set_suspend_mode,
  174. };
  175. static unsigned int rt8092_of_map_mode(unsigned int mode)
  176. {
  177. switch (mode) {
  178. case RT8092_MODE_AUTO:
  179. return REGULATOR_MODE_NORMAL;
  180. case RT8092_MODE_FPWM:
  181. return REGULATOR_MODE_FAST;
  182. default:
  183. return REGULATOR_MODE_INVALID;
  184. }
  185. }
  186. static const struct regmap_config rt8092_regmap_cfg = {
  187. .name = "rt8092",
  188. .reg_bits = 8,
  189. .val_bits = 8,
  190. .max_register = RT8092_REG_VBOUND,
  191. };
  192. static int rt8092_probe(struct i2c_client *i2c)
  193. {
  194. unsigned int vbank_idx, min_uV, step_uV;
  195. struct regulator_config cfg = {};
  196. struct device *dev = &i2c->dev;
  197. struct regulator_desc *desc;
  198. struct regulator_dev *rdev;
  199. struct gpio_desc *enable;
  200. struct regmap *regmap;
  201. bool vsel_high;
  202. int ret;
  203. desc = devm_kzalloc(dev, sizeof(*desc), GFP_KERNEL);
  204. if (!desc)
  205. return -ENOMEM;
  206. enable = devm_gpiod_get_optional(dev, "enable", GPIOD_OUT_HIGH);
  207. if (IS_ERR(enable))
  208. return dev_err_probe(dev, PTR_ERR(enable), "Failed get 'enable' gpio\n");
  209. regmap = devm_regmap_init_i2c(i2c, &rt8092_regmap_cfg);
  210. if (IS_ERR(regmap))
  211. return dev_err_probe(dev, PTR_ERR(regmap), "Failed to init regmap\n");
  212. vsel_high = device_property_read_bool(dev, "richtek,vsel-active-high");
  213. ret = rt8092_get_vbank_index(regmap, vsel_high, &vbank_idx);
  214. if (ret)
  215. return dev_err_probe(dev, ret, "Failed to get VOUT bank index\n");
  216. /*
  217. * step VOUT = STEP_UV * 2^vbank_idx
  218. * min VOUT = (BASEUV + STEPUV * VMIN_SEL) * 2^vbank_idx
  219. */
  220. step_uV = RT8092_VOUT_STEPUV << vbank_idx;
  221. min_uV = (RT8092_VOUT_BASEUV + RT8092_VOUT_STEPUV * RT8092_VOUT_MINSEL) << vbank_idx;
  222. desc->name = "rt8092";
  223. desc->owner = THIS_MODULE;
  224. desc->type = REGULATOR_VOLTAGE;
  225. desc->ops = &rt8092_regulator_ops;
  226. desc->n_voltages = RT8092_NUM_VOLTS;
  227. desc->min_uV = min_uV;
  228. desc->uV_step = step_uV;
  229. desc->linear_min_sel = RT8092_VOUT_MINSEL;
  230. desc->enable_reg = desc->vsel_reg = vsel_high ? RT8092_REG_VOUTH : RT8092_REG_VOUTL;
  231. desc->vsel_mask = RT8092_VSEL_MASK;
  232. desc->enable_mask = RT8092_VOUTEN_MASK;
  233. desc->enable_time = RT8092_INITSS_US;
  234. desc->of_map_mode = rt8092_of_map_mode;
  235. cfg.dev = dev;
  236. cfg.of_node = dev_of_node(dev);
  237. cfg.init_data = of_get_regulator_init_data(dev, dev_of_node(dev), desc);
  238. rdev = devm_regulator_register(dev, desc, &cfg);
  239. if (IS_ERR(rdev))
  240. return dev_err_probe(dev, PTR_ERR(rdev), "Failed to register regulator\n");
  241. return 0;
  242. }
  243. static const struct of_device_id rt8092_device_tables[] = {
  244. { .compatible = "richtek,rt8092" },
  245. {}
  246. };
  247. MODULE_DEVICE_TABLE(of, rt8092_device_tables);
  248. static struct i2c_driver rt8092_driver = {
  249. .driver = {
  250. .name = "rt8092",
  251. .of_match_table = rt8092_device_tables,
  252. },
  253. .probe = rt8092_probe,
  254. };
  255. module_i2c_driver(rt8092_driver);
  256. MODULE_AUTHOR("ChiYuan Huang <cy_huang@richtek.com>");
  257. MODULE_DESCRIPTION("Richtek RT8092 Regulator Driver");
  258. MODULE_LICENSE("GPL");