Kconfig 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. # SPDX-License-Identifier: GPL-2.0
  2. menu "Cadence-based PCIe controllers"
  3. depends on PCI
  4. config PCIE_CADENCE
  5. tristate
  6. config PCIE_CADENCE_HOST
  7. tristate
  8. depends on OF
  9. select IRQ_DOMAIN
  10. select PCIE_CADENCE
  11. config PCIE_CADENCE_EP
  12. tristate
  13. depends on OF
  14. depends on PCI_ENDPOINT
  15. select PCIE_CADENCE
  16. config PCIE_CADENCE_PLAT
  17. tristate
  18. config PCIE_CADENCE_PLAT_HOST
  19. tristate "Cadence platform PCIe controller (host mode)"
  20. depends on OF
  21. select PCIE_CADENCE_HOST
  22. select PCIE_CADENCE_PLAT
  23. help
  24. Say Y here if you want to support the Cadence PCIe platform controller in
  25. host mode. This PCIe controller may be embedded into many different
  26. vendors SoCs.
  27. config PCIE_CADENCE_PLAT_EP
  28. tristate "Cadence platform PCIe controller (endpoint mode)"
  29. depends on OF
  30. depends on PCI_ENDPOINT
  31. select PCIE_CADENCE_EP
  32. select PCIE_CADENCE_PLAT
  33. help
  34. Say Y here if you want to support the Cadence PCIe platform controller in
  35. endpoint mode. This PCIe controller may be embedded into many
  36. different vendors SoCs.
  37. config PCI_SKY1_HOST
  38. tristate "CIX SKY1 PCIe controller (host mode)"
  39. depends on OF && (ARCH_CIX || COMPILE_TEST)
  40. select PCIE_CADENCE_HOST
  41. select PCI_ECAM
  42. help
  43. Say Y here if you want to support the CIX SKY1 PCIe platform
  44. controller in host mode. CIX SKY1 PCIe controller uses Cadence
  45. HPA (High Performance Architecture IP [Second generation of
  46. Cadence PCIe IP])
  47. This driver requires Cadence PCIe core infrastructure
  48. (PCIE_CADENCE_HOST) and hardware platform adaptation layer
  49. to function.
  50. config PCIE_SG2042_HOST
  51. tristate "Sophgo SG2042 PCIe controller (host mode)"
  52. depends on OF && (ARCH_SOPHGO || COMPILE_TEST)
  53. select PCIE_CADENCE_HOST
  54. help
  55. Say Y here if you want to support the Sophgo SG2042 PCIe platform
  56. controller in host mode. Sophgo SG2042 PCIe controller uses Cadence
  57. PCIe core.
  58. config PCI_J721E
  59. tristate
  60. select PCIE_CADENCE_HOST if PCI_J721E_HOST != n
  61. select PCIE_CADENCE_EP if PCI_J721E_EP != n
  62. config PCI_J721E_HOST
  63. tristate "TI J721E PCIe controller (host mode)"
  64. depends on ARCH_K3 || COMPILE_TEST
  65. depends on OF
  66. select PCI_J721E
  67. help
  68. Say Y here if you want to support the TI J721E PCIe platform
  69. controller in host mode. TI J721E PCIe controller uses Cadence PCIe
  70. core.
  71. config PCI_J721E_EP
  72. tristate "TI J721E PCIe controller (endpoint mode)"
  73. depends on ARCH_K3 || COMPILE_TEST
  74. depends on OF
  75. depends on PCI_ENDPOINT
  76. select PCI_J721E
  77. help
  78. Say Y here if you want to support the TI J721E PCIe platform
  79. controller in endpoint mode. TI J721E PCIe controller uses Cadence PCIe
  80. core.
  81. endmenu