gsc.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Interrupt management for most GSC and related devices.
  4. *
  5. * (c) Copyright 1999 Alex deVries for The Puffin Group
  6. * (c) Copyright 1999 Grant Grundler for Hewlett-Packard
  7. * (c) Copyright 1999 Matthew Wilcox
  8. * (c) Copyright 2000 Helge Deller
  9. * (c) Copyright 2001 Matthew Wilcox for Hewlett-Packard
  10. */
  11. #include <linux/bitops.h>
  12. #include <linux/errno.h>
  13. #include <linux/init.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/ioport.h>
  16. #include <linux/module.h>
  17. #include <linux/types.h>
  18. #include <asm/hardware.h>
  19. #include <asm/io.h>
  20. #include "gsc.h"
  21. #undef DEBUG
  22. #ifdef DEBUG
  23. #define DEBPRINTK printk
  24. #else
  25. #define DEBPRINTK(x,...)
  26. #endif
  27. int gsc_alloc_irq(struct gsc_irq *i)
  28. {
  29. int irq = txn_alloc_irq(GSC_EIM_WIDTH);
  30. if (irq < 0) {
  31. printk("cannot get irq\n");
  32. return irq;
  33. }
  34. i->txn_addr = txn_alloc_addr(irq);
  35. i->txn_data = txn_alloc_data(irq);
  36. i->irq = irq;
  37. return irq;
  38. }
  39. int gsc_claim_irq(struct gsc_irq *i, int irq)
  40. {
  41. int c = irq;
  42. irq += CPU_IRQ_BASE; /* virtualize the IRQ first */
  43. irq = txn_claim_irq(irq);
  44. if (irq < 0) {
  45. printk("cannot claim irq %d\n", c);
  46. return irq;
  47. }
  48. i->txn_addr = txn_alloc_addr(irq);
  49. i->txn_data = txn_alloc_data(irq);
  50. i->irq = irq;
  51. return irq;
  52. }
  53. EXPORT_SYMBOL(gsc_alloc_irq);
  54. EXPORT_SYMBOL(gsc_claim_irq);
  55. /* Common interrupt demultiplexer used by Asp, Lasi & Wax. */
  56. irqreturn_t gsc_asic_intr(int gsc_asic_irq, void *dev)
  57. {
  58. unsigned long irr;
  59. struct gsc_asic *gsc_asic = dev;
  60. irr = gsc_readl(gsc_asic->hpa + OFFSET_IRR);
  61. if (irr == 0)
  62. return IRQ_NONE;
  63. DEBPRINTK("%s intr, mask=0x%x\n", gsc_asic->name, irr);
  64. do {
  65. int local_irq = __ffs(irr);
  66. unsigned int irq = gsc_asic->global_irq[local_irq];
  67. generic_handle_irq(irq);
  68. irr &= ~(1 << local_irq);
  69. } while (irr);
  70. return IRQ_HANDLED;
  71. }
  72. int gsc_find_local_irq(unsigned int irq, int *global_irqs, int limit)
  73. {
  74. int local_irq;
  75. for (local_irq = 0; local_irq < limit; local_irq++) {
  76. if (global_irqs[local_irq] == irq)
  77. return local_irq;
  78. }
  79. return NO_IRQ;
  80. }
  81. static void gsc_asic_mask_irq(struct irq_data *d)
  82. {
  83. struct gsc_asic *irq_dev = irq_data_get_irq_chip_data(d);
  84. int local_irq = gsc_find_local_irq(d->irq, irq_dev->global_irq, 32);
  85. u32 imr;
  86. DEBPRINTK(KERN_DEBUG "%s(%d) %s: IMR 0x%x\n", __func__, d->irq,
  87. irq_dev->name, imr);
  88. /* Disable the IRQ line by clearing the bit in the IMR */
  89. imr = gsc_readl(irq_dev->hpa + OFFSET_IMR);
  90. imr &= ~(1 << local_irq);
  91. gsc_writel(imr, irq_dev->hpa + OFFSET_IMR);
  92. }
  93. static void gsc_asic_unmask_irq(struct irq_data *d)
  94. {
  95. struct gsc_asic *irq_dev = irq_data_get_irq_chip_data(d);
  96. int local_irq = gsc_find_local_irq(d->irq, irq_dev->global_irq, 32);
  97. u32 imr;
  98. DEBPRINTK(KERN_DEBUG "%s(%d) %s: IMR 0x%x\n", __func__, d->irq,
  99. irq_dev->name, imr);
  100. /* Enable the IRQ line by setting the bit in the IMR */
  101. imr = gsc_readl(irq_dev->hpa + OFFSET_IMR);
  102. imr |= 1 << local_irq;
  103. gsc_writel(imr, irq_dev->hpa + OFFSET_IMR);
  104. /*
  105. * FIXME: read IPR to make sure the IRQ isn't already pending.
  106. * If so, we need to read IRR and manually call do_irq().
  107. */
  108. }
  109. #ifdef CONFIG_SMP
  110. static int gsc_set_affinity_irq(struct irq_data *d, const struct cpumask *dest,
  111. bool force)
  112. {
  113. struct gsc_asic *gsc_dev = irq_data_get_irq_chip_data(d);
  114. struct cpumask tmask;
  115. int cpu_irq;
  116. if (!cpumask_and(&tmask, dest, cpu_online_mask))
  117. return -EINVAL;
  118. cpu_irq = cpu_check_affinity(d, &tmask);
  119. if (cpu_irq < 0)
  120. return cpu_irq;
  121. gsc_dev->gsc_irq.txn_addr = txn_affinity_addr(d->irq, cpu_irq);
  122. gsc_dev->eim = ((u32) gsc_dev->gsc_irq.txn_addr) | gsc_dev->gsc_irq.txn_data;
  123. /* switch IRQ's for devices below LASI/WAX to other CPU */
  124. /* ASP chip (svers 0x70) does not support reprogramming */
  125. if (gsc_dev->gsc->id.sversion != 0x70)
  126. gsc_writel(gsc_dev->eim, gsc_dev->hpa + OFFSET_IAR);
  127. irq_data_update_effective_affinity(d, &tmask);
  128. return IRQ_SET_MASK_OK;
  129. }
  130. #endif
  131. static struct irq_chip gsc_asic_interrupt_type = {
  132. .name = "GSC-ASIC",
  133. .irq_unmask = gsc_asic_unmask_irq,
  134. .irq_mask = gsc_asic_mask_irq,
  135. #ifdef CONFIG_SMP
  136. .irq_set_affinity = gsc_set_affinity_irq,
  137. #endif
  138. };
  139. int gsc_assign_irq(struct irq_chip *type, void *data)
  140. {
  141. static int irq = GSC_IRQ_BASE;
  142. if (irq > GSC_IRQ_MAX)
  143. return NO_IRQ;
  144. irq_set_chip_and_handler(irq, type, handle_simple_irq);
  145. irq_set_chip_data(irq, data);
  146. return irq++;
  147. }
  148. void gsc_asic_assign_irq(struct gsc_asic *asic, int local_irq, int *irqp)
  149. {
  150. int irq = asic->global_irq[local_irq];
  151. if (irq <= 0) {
  152. irq = gsc_assign_irq(&gsc_asic_interrupt_type, asic);
  153. if (irq == NO_IRQ)
  154. return;
  155. asic->global_irq[local_irq] = irq;
  156. }
  157. *irqp = irq;
  158. }
  159. struct gsc_fixup_struct {
  160. void (*choose_irq)(struct parisc_device *, void *);
  161. void *ctrl;
  162. };
  163. static int gsc_fixup_irqs_callback(struct device *dev, void *data)
  164. {
  165. struct parisc_device *padev = to_parisc_device(dev);
  166. struct gsc_fixup_struct *gf = data;
  167. /* work-around for 715/64 and others which have parent
  168. at path [5] and children at path [5/0/x] */
  169. if (padev->id.hw_type == HPHW_FAULTY)
  170. gsc_fixup_irqs(padev, gf->ctrl, gf->choose_irq);
  171. gf->choose_irq(padev, gf->ctrl);
  172. return 0;
  173. }
  174. void gsc_fixup_irqs(struct parisc_device *parent, void *ctrl,
  175. void (*choose_irq)(struct parisc_device *, void *))
  176. {
  177. struct gsc_fixup_struct data = {
  178. .choose_irq = choose_irq,
  179. .ctrl = ctrl,
  180. };
  181. device_for_each_child(&parent->dev, &data, gsc_fixup_irqs_callback);
  182. }
  183. int gsc_common_setup(struct parisc_device *parent, struct gsc_asic *gsc_asic)
  184. {
  185. struct resource *res;
  186. int i;
  187. gsc_asic->gsc = parent;
  188. /* Initialise local irq -> global irq mapping */
  189. for (i = 0; i < 32; i++) {
  190. gsc_asic->global_irq[i] = NO_IRQ;
  191. }
  192. /* allocate resource region */
  193. res = request_mem_region(gsc_asic->hpa, 0x100000, gsc_asic->name);
  194. if (res) {
  195. res->flags = IORESOURCE_MEM; /* do not mark it busy ! */
  196. }
  197. #if 0
  198. printk(KERN_WARNING "%s IRQ %d EIM 0x%x", gsc_asic->name,
  199. parent->irq, gsc_asic->eim);
  200. if (gsc_readl(gsc_asic->hpa + OFFSET_IMR))
  201. printk(" IMR is non-zero! (0x%x)",
  202. gsc_readl(gsc_asic->hpa + OFFSET_IMR));
  203. printk("\n");
  204. #endif
  205. return 0;
  206. }