ntb_transport.c 63 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565
  1. /*
  2. * This file is provided under a dual BSD/GPLv2 license. When using or
  3. * redistributing this file, you may do so under either license.
  4. *
  5. * GPL LICENSE SUMMARY
  6. *
  7. * Copyright(c) 2012 Intel Corporation. All rights reserved.
  8. * Copyright (C) 2015 EMC Corporation. All Rights Reserved.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of version 2 of the GNU General Public License as
  12. * published by the Free Software Foundation.
  13. *
  14. * BSD LICENSE
  15. *
  16. * Copyright(c) 2012 Intel Corporation. All rights reserved.
  17. * Copyright (C) 2015 EMC Corporation. All Rights Reserved.
  18. *
  19. * Redistribution and use in source and binary forms, with or without
  20. * modification, are permitted provided that the following conditions
  21. * are met:
  22. *
  23. * * Redistributions of source code must retain the above copyright
  24. * notice, this list of conditions and the following disclaimer.
  25. * * Redistributions in binary form must reproduce the above copy
  26. * notice, this list of conditions and the following disclaimer in
  27. * the documentation and/or other materials provided with the
  28. * distribution.
  29. * * Neither the name of Intel Corporation nor the names of its
  30. * contributors may be used to endorse or promote products derived
  31. * from this software without specific prior written permission.
  32. *
  33. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  34. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  35. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  36. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  37. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  38. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  39. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  40. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  41. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  42. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  43. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  44. *
  45. * PCIe NTB Transport Linux driver
  46. *
  47. * Contact Information:
  48. * Jon Mason <jon.mason@intel.com>
  49. */
  50. #include <linux/debugfs.h>
  51. #include <linux/delay.h>
  52. #include <linux/dmaengine.h>
  53. #include <linux/dma-mapping.h>
  54. #include <linux/errno.h>
  55. #include <linux/export.h>
  56. #include <linux/interrupt.h>
  57. #include <linux/kthread.h>
  58. #include <linux/module.h>
  59. #include <linux/pci.h>
  60. #include <linux/slab.h>
  61. #include <linux/seq_file.h>
  62. #include <linux/types.h>
  63. #include <linux/uaccess.h>
  64. #include <linux/mutex.h>
  65. #include <linux/wait.h>
  66. #include "linux/ntb.h"
  67. #include "linux/ntb_transport.h"
  68. #define NTB_TRANSPORT_VERSION 4
  69. #define NTB_TRANSPORT_VER "4"
  70. #define NTB_TRANSPORT_NAME "ntb_transport"
  71. #define NTB_TRANSPORT_DESC "Software Queue-Pair Transport over NTB"
  72. #define NTB_TRANSPORT_MIN_SPADS (MW0_SZ_HIGH + 2)
  73. MODULE_DESCRIPTION(NTB_TRANSPORT_DESC);
  74. MODULE_VERSION(NTB_TRANSPORT_VER);
  75. MODULE_LICENSE("Dual BSD/GPL");
  76. MODULE_AUTHOR("Intel Corporation");
  77. static unsigned long max_mw_size;
  78. module_param(max_mw_size, ulong, 0644);
  79. MODULE_PARM_DESC(max_mw_size, "Limit size of large memory windows");
  80. static unsigned int transport_mtu = 0x10000;
  81. module_param(transport_mtu, uint, 0644);
  82. MODULE_PARM_DESC(transport_mtu, "Maximum size of NTB transport packets");
  83. static unsigned char max_num_clients;
  84. module_param(max_num_clients, byte, 0644);
  85. MODULE_PARM_DESC(max_num_clients, "Maximum number of NTB transport clients");
  86. static unsigned int copy_bytes = 1024;
  87. module_param(copy_bytes, uint, 0644);
  88. MODULE_PARM_DESC(copy_bytes, "Threshold under which NTB will use the CPU to copy instead of DMA");
  89. static bool use_dma;
  90. module_param(use_dma, bool, 0644);
  91. MODULE_PARM_DESC(use_dma, "Use DMA engine to perform large data copy");
  92. static bool use_msi;
  93. #ifdef CONFIG_NTB_MSI
  94. module_param(use_msi, bool, 0644);
  95. MODULE_PARM_DESC(use_msi, "Use MSI interrupts instead of doorbells");
  96. #endif
  97. static bool tx_memcpy_offload;
  98. module_param(tx_memcpy_offload, bool, 0644);
  99. MODULE_PARM_DESC(tx_memcpy_offload, "Offload TX memcpy_toio() to a kernel thread");
  100. static struct dentry *nt_debugfs_dir;
  101. /* Only two-ports NTB devices are supported */
  102. #define PIDX NTB_DEF_PEER_IDX
  103. struct ntb_queue_entry {
  104. /* ntb_queue list reference */
  105. struct list_head entry;
  106. /* pointers to data to be transferred */
  107. void *cb_data;
  108. void *buf;
  109. unsigned int len;
  110. unsigned int flags;
  111. int errors;
  112. unsigned int tx_index;
  113. unsigned int rx_index;
  114. struct ntb_transport_qp *qp;
  115. union {
  116. struct ntb_payload_header __iomem *tx_hdr;
  117. struct ntb_payload_header *rx_hdr;
  118. };
  119. };
  120. struct ntb_rx_info {
  121. unsigned int entry;
  122. };
  123. struct ntb_transport_qp {
  124. struct ntb_transport_ctx *transport;
  125. struct ntb_dev *ndev;
  126. void *cb_data;
  127. struct dma_chan *tx_dma_chan;
  128. struct dma_chan *rx_dma_chan;
  129. bool client_ready;
  130. bool link_is_up;
  131. bool active;
  132. u8 qp_num; /* Only 64 QP's are allowed. 0-63 */
  133. u64 qp_bit;
  134. struct ntb_rx_info __iomem *rx_info;
  135. struct ntb_rx_info *remote_rx_info;
  136. void (*tx_handler)(struct ntb_transport_qp *qp, void *qp_data,
  137. void *data, int len);
  138. struct list_head tx_free_q;
  139. struct list_head tx_offl_q;
  140. spinlock_t ntb_tx_free_q_lock;
  141. spinlock_t ntb_tx_offl_q_lock;
  142. void __iomem *tx_mw;
  143. phys_addr_t tx_mw_phys;
  144. size_t tx_mw_size;
  145. dma_addr_t tx_mw_dma_addr;
  146. unsigned int tx_index;
  147. unsigned int tx_max_entry;
  148. unsigned int tx_max_frame;
  149. void (*rx_handler)(struct ntb_transport_qp *qp, void *qp_data,
  150. void *data, int len);
  151. struct list_head rx_post_q;
  152. struct list_head rx_pend_q;
  153. struct list_head rx_free_q;
  154. /* ntb_rx_q_lock: synchronize access to rx_XXXX_q */
  155. spinlock_t ntb_rx_q_lock;
  156. void *rx_buff;
  157. unsigned int rx_index;
  158. unsigned int rx_max_entry;
  159. unsigned int rx_max_frame;
  160. unsigned int rx_alloc_entry;
  161. dma_cookie_t last_cookie;
  162. struct tasklet_struct rxc_db_work;
  163. void (*event_handler)(void *data, int status);
  164. struct delayed_work link_work;
  165. struct work_struct link_cleanup;
  166. struct dentry *debugfs_dir;
  167. struct dentry *debugfs_stats;
  168. /* Stats */
  169. u64 rx_bytes;
  170. u64 rx_pkts;
  171. u64 rx_ring_empty;
  172. u64 rx_err_no_buf;
  173. u64 rx_err_oflow;
  174. u64 rx_err_ver;
  175. u64 rx_memcpy;
  176. u64 rx_async;
  177. u64 tx_bytes;
  178. u64 tx_pkts;
  179. u64 tx_ring_full;
  180. u64 tx_err_no_buf;
  181. u64 tx_memcpy;
  182. u64 tx_async;
  183. bool use_msi;
  184. int msi_irq;
  185. struct ntb_msi_desc msi_desc;
  186. struct ntb_msi_desc peer_msi_desc;
  187. struct task_struct *tx_offload_thread;
  188. wait_queue_head_t tx_offload_wq;
  189. };
  190. struct ntb_transport_mw {
  191. phys_addr_t phys_addr;
  192. resource_size_t phys_size;
  193. void __iomem *vbase;
  194. size_t xlat_size;
  195. size_t buff_size;
  196. size_t alloc_size;
  197. void *alloc_addr;
  198. void *virt_addr;
  199. dma_addr_t dma_addr;
  200. };
  201. struct ntb_transport_client_dev {
  202. struct list_head entry;
  203. struct ntb_transport_ctx *nt;
  204. struct device dev;
  205. };
  206. struct ntb_transport_ctx {
  207. struct list_head entry;
  208. struct list_head client_devs;
  209. struct ntb_dev *ndev;
  210. struct ntb_transport_mw *mw_vec;
  211. struct ntb_transport_qp *qp_vec;
  212. unsigned int mw_count;
  213. unsigned int qp_count;
  214. u64 qp_bitmap;
  215. u64 qp_bitmap_free;
  216. bool use_msi;
  217. unsigned int msi_spad_offset;
  218. u64 msi_db_mask;
  219. bool link_is_up;
  220. struct delayed_work link_work;
  221. struct work_struct link_cleanup;
  222. struct dentry *debugfs_node_dir;
  223. /* Make sure workq of link event be executed serially */
  224. struct mutex link_event_lock;
  225. };
  226. enum {
  227. DESC_DONE_FLAG = BIT(0),
  228. LINK_DOWN_FLAG = BIT(1),
  229. };
  230. struct ntb_payload_header {
  231. unsigned int ver;
  232. unsigned int len;
  233. unsigned int flags;
  234. };
  235. enum {
  236. VERSION = 0,
  237. QP_LINKS,
  238. NUM_QPS,
  239. NUM_MWS,
  240. MW0_SZ_HIGH,
  241. MW0_SZ_LOW,
  242. };
  243. #define dev_client_dev(__dev) \
  244. container_of((__dev), struct ntb_transport_client_dev, dev)
  245. #define drv_client(__drv) \
  246. container_of((__drv), struct ntb_transport_client, driver)
  247. #define QP_TO_MW(nt, qp) ((qp) % nt->mw_count)
  248. #define NTB_QP_DEF_NUM_ENTRIES 100
  249. #define NTB_LINK_DOWN_TIMEOUT 10
  250. static void ntb_transport_rxc_db(unsigned long data);
  251. static const struct ntb_ctx_ops ntb_transport_ops;
  252. static struct ntb_client ntb_transport_client;
  253. static int ntb_async_tx_submit(struct ntb_transport_qp *qp,
  254. struct ntb_queue_entry *entry);
  255. static void ntb_memcpy_tx(struct ntb_queue_entry *entry, void __iomem *offset);
  256. static int ntb_async_rx_submit(struct ntb_queue_entry *entry, void *offset);
  257. static void ntb_memcpy_rx(struct ntb_queue_entry *entry, void *offset);
  258. static int ntb_tx_memcpy_kthread(void *data);
  259. static inline bool ntb_tx_offload_enabled(struct ntb_transport_qp *qp)
  260. {
  261. return tx_memcpy_offload && qp && qp->tx_offload_thread;
  262. }
  263. static int ntb_transport_bus_match(struct device *dev,
  264. const struct device_driver *drv)
  265. {
  266. return !strncmp(dev_name(dev), drv->name, strlen(drv->name));
  267. }
  268. static int ntb_transport_bus_probe(struct device *dev)
  269. {
  270. const struct ntb_transport_client *client;
  271. int rc;
  272. get_device(dev);
  273. client = drv_client(dev->driver);
  274. rc = client->probe(dev);
  275. if (rc)
  276. put_device(dev);
  277. return rc;
  278. }
  279. static void ntb_transport_bus_remove(struct device *dev)
  280. {
  281. const struct ntb_transport_client *client;
  282. client = drv_client(dev->driver);
  283. client->remove(dev);
  284. put_device(dev);
  285. }
  286. static const struct bus_type ntb_transport_bus = {
  287. .name = "ntb_transport",
  288. .match = ntb_transport_bus_match,
  289. .probe = ntb_transport_bus_probe,
  290. .remove = ntb_transport_bus_remove,
  291. };
  292. static LIST_HEAD(ntb_transport_list);
  293. static int ntb_bus_init(struct ntb_transport_ctx *nt)
  294. {
  295. list_add_tail(&nt->entry, &ntb_transport_list);
  296. return 0;
  297. }
  298. static void ntb_bus_remove(struct ntb_transport_ctx *nt)
  299. {
  300. struct ntb_transport_client_dev *client_dev, *cd;
  301. list_for_each_entry_safe(client_dev, cd, &nt->client_devs, entry) {
  302. dev_err(client_dev->dev.parent, "%s still attached to bus, removing\n",
  303. dev_name(&client_dev->dev));
  304. list_del(&client_dev->entry);
  305. device_unregister(&client_dev->dev);
  306. }
  307. list_del(&nt->entry);
  308. }
  309. static void ntb_transport_client_release(struct device *dev)
  310. {
  311. struct ntb_transport_client_dev *client_dev;
  312. client_dev = dev_client_dev(dev);
  313. kfree(client_dev);
  314. }
  315. /**
  316. * ntb_transport_unregister_client_dev - Unregister NTB client device
  317. * @device_name: Name of NTB client device
  318. *
  319. * Unregister an NTB client device with the NTB transport layer
  320. */
  321. void ntb_transport_unregister_client_dev(char *device_name)
  322. {
  323. struct ntb_transport_client_dev *client, *cd;
  324. struct ntb_transport_ctx *nt;
  325. list_for_each_entry(nt, &ntb_transport_list, entry)
  326. list_for_each_entry_safe(client, cd, &nt->client_devs, entry)
  327. if (!strncmp(dev_name(&client->dev), device_name,
  328. strlen(device_name))) {
  329. list_del(&client->entry);
  330. device_unregister(&client->dev);
  331. }
  332. }
  333. EXPORT_SYMBOL_GPL(ntb_transport_unregister_client_dev);
  334. /**
  335. * ntb_transport_register_client_dev - Register NTB client device
  336. * @device_name: Name of NTB client device
  337. *
  338. * Register an NTB client device with the NTB transport layer
  339. *
  340. * Returns: %0 on success or -errno code on error
  341. */
  342. int ntb_transport_register_client_dev(char *device_name)
  343. {
  344. struct ntb_transport_client_dev *client_dev;
  345. struct ntb_transport_ctx *nt;
  346. int node;
  347. int rc, i = 0;
  348. if (list_empty(&ntb_transport_list))
  349. return -ENODEV;
  350. list_for_each_entry(nt, &ntb_transport_list, entry) {
  351. struct device *dev;
  352. node = dev_to_node(&nt->ndev->dev);
  353. client_dev = kzalloc_node(sizeof(*client_dev),
  354. GFP_KERNEL, node);
  355. if (!client_dev) {
  356. rc = -ENOMEM;
  357. goto err;
  358. }
  359. dev = &client_dev->dev;
  360. /* setup and register client devices */
  361. dev_set_name(dev, "%s%d", device_name, i);
  362. dev->bus = &ntb_transport_bus;
  363. dev->release = ntb_transport_client_release;
  364. dev->parent = &nt->ndev->dev;
  365. rc = device_register(dev);
  366. if (rc) {
  367. put_device(dev);
  368. goto err;
  369. }
  370. list_add_tail(&client_dev->entry, &nt->client_devs);
  371. i++;
  372. }
  373. return 0;
  374. err:
  375. ntb_transport_unregister_client_dev(device_name);
  376. return rc;
  377. }
  378. EXPORT_SYMBOL_GPL(ntb_transport_register_client_dev);
  379. /**
  380. * ntb_transport_register_client - Register NTB client driver
  381. * @drv: NTB client driver to be registered
  382. *
  383. * Register an NTB client driver with the NTB transport layer
  384. *
  385. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  386. */
  387. int ntb_transport_register_client(struct ntb_transport_client *drv)
  388. {
  389. drv->driver.bus = &ntb_transport_bus;
  390. if (list_empty(&ntb_transport_list))
  391. return -ENODEV;
  392. return driver_register(&drv->driver);
  393. }
  394. EXPORT_SYMBOL_GPL(ntb_transport_register_client);
  395. /**
  396. * ntb_transport_unregister_client - Unregister NTB client driver
  397. * @drv: NTB client driver to be unregistered
  398. *
  399. * Unregister an NTB client driver with the NTB transport layer
  400. *
  401. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  402. */
  403. void ntb_transport_unregister_client(struct ntb_transport_client *drv)
  404. {
  405. driver_unregister(&drv->driver);
  406. }
  407. EXPORT_SYMBOL_GPL(ntb_transport_unregister_client);
  408. static int ntb_qp_debugfs_stats_show(struct seq_file *s, void *v)
  409. {
  410. struct ntb_transport_qp *qp = s->private;
  411. if (!qp || !qp->link_is_up)
  412. return 0;
  413. seq_puts(s, "\nNTB QP stats:\n\n");
  414. seq_printf(s, "rx_bytes - \t%llu\n", qp->rx_bytes);
  415. seq_printf(s, "rx_pkts - \t%llu\n", qp->rx_pkts);
  416. seq_printf(s, "rx_memcpy - \t%llu\n", qp->rx_memcpy);
  417. seq_printf(s, "rx_async - \t%llu\n", qp->rx_async);
  418. seq_printf(s, "rx_ring_empty - %llu\n", qp->rx_ring_empty);
  419. seq_printf(s, "rx_err_no_buf - %llu\n", qp->rx_err_no_buf);
  420. seq_printf(s, "rx_err_oflow - \t%llu\n", qp->rx_err_oflow);
  421. seq_printf(s, "rx_err_ver - \t%llu\n", qp->rx_err_ver);
  422. seq_printf(s, "rx_buff - \t0x%p\n", qp->rx_buff);
  423. seq_printf(s, "rx_index - \t%u\n", qp->rx_index);
  424. seq_printf(s, "rx_max_entry - \t%u\n", qp->rx_max_entry);
  425. seq_printf(s, "rx_alloc_entry - \t%u\n\n", qp->rx_alloc_entry);
  426. seq_printf(s, "tx_bytes - \t%llu\n", qp->tx_bytes);
  427. seq_printf(s, "tx_pkts - \t%llu\n", qp->tx_pkts);
  428. seq_printf(s, "tx_memcpy - \t%llu\n", qp->tx_memcpy);
  429. seq_printf(s, "tx_async - \t%llu\n", qp->tx_async);
  430. seq_printf(s, "tx_ring_full - \t%llu\n", qp->tx_ring_full);
  431. seq_printf(s, "tx_err_no_buf - %llu\n", qp->tx_err_no_buf);
  432. seq_printf(s, "tx_mw - \t0x%p\n", qp->tx_mw);
  433. seq_printf(s, "tx_index (H) - \t%u\n", qp->tx_index);
  434. seq_printf(s, "RRI (T) - \t%u\n", qp->remote_rx_info->entry);
  435. seq_printf(s, "tx_max_entry - \t%u\n", qp->tx_max_entry);
  436. seq_printf(s, "free tx - \t%u\n", ntb_transport_tx_free_entry(qp));
  437. seq_putc(s, '\n');
  438. seq_printf(s, "Using TX DMA - \t%s\n", qp->tx_dma_chan ? "Yes" : "No");
  439. seq_printf(s, "Using RX DMA - \t%s\n", qp->rx_dma_chan ? "Yes" : "No");
  440. seq_printf(s, "QP Link - \t%s\n", qp->link_is_up ? "Up" : "Down");
  441. seq_putc(s, '\n');
  442. return 0;
  443. }
  444. DEFINE_SHOW_ATTRIBUTE(ntb_qp_debugfs_stats);
  445. static void ntb_list_add(spinlock_t *lock, struct list_head *entry,
  446. struct list_head *list)
  447. {
  448. unsigned long flags;
  449. spin_lock_irqsave(lock, flags);
  450. list_add_tail(entry, list);
  451. spin_unlock_irqrestore(lock, flags);
  452. }
  453. static struct ntb_queue_entry *ntb_list_rm(spinlock_t *lock,
  454. struct list_head *list)
  455. {
  456. struct ntb_queue_entry *entry;
  457. unsigned long flags;
  458. spin_lock_irqsave(lock, flags);
  459. if (list_empty(list)) {
  460. entry = NULL;
  461. goto out;
  462. }
  463. entry = list_first_entry(list, struct ntb_queue_entry, entry);
  464. list_del(&entry->entry);
  465. out:
  466. spin_unlock_irqrestore(lock, flags);
  467. return entry;
  468. }
  469. static struct ntb_queue_entry *ntb_list_mv(spinlock_t *lock,
  470. struct list_head *list,
  471. struct list_head *to_list)
  472. {
  473. struct ntb_queue_entry *entry;
  474. unsigned long flags;
  475. spin_lock_irqsave(lock, flags);
  476. if (list_empty(list)) {
  477. entry = NULL;
  478. } else {
  479. entry = list_first_entry(list, struct ntb_queue_entry, entry);
  480. list_move_tail(&entry->entry, to_list);
  481. }
  482. spin_unlock_irqrestore(lock, flags);
  483. return entry;
  484. }
  485. static int ntb_transport_setup_qp_mw(struct ntb_transport_ctx *nt,
  486. unsigned int qp_num)
  487. {
  488. struct ntb_transport_qp *qp = &nt->qp_vec[qp_num];
  489. struct ntb_transport_mw *mw;
  490. struct ntb_dev *ndev = nt->ndev;
  491. struct ntb_queue_entry *entry;
  492. unsigned int rx_size, num_qps_mw;
  493. unsigned int mw_num, mw_count, qp_count;
  494. unsigned int i;
  495. int node;
  496. mw_count = nt->mw_count;
  497. qp_count = nt->qp_count;
  498. mw_num = QP_TO_MW(nt, qp_num);
  499. mw = &nt->mw_vec[mw_num];
  500. if (!mw->virt_addr)
  501. return -ENOMEM;
  502. if (mw_num < qp_count % mw_count)
  503. num_qps_mw = qp_count / mw_count + 1;
  504. else
  505. num_qps_mw = qp_count / mw_count;
  506. rx_size = (unsigned int)mw->xlat_size / num_qps_mw;
  507. qp->rx_buff = mw->virt_addr + rx_size * (qp_num / mw_count);
  508. rx_size -= sizeof(struct ntb_rx_info);
  509. qp->remote_rx_info = qp->rx_buff + rx_size;
  510. /* Due to housekeeping, there must be atleast 2 buffs */
  511. qp->rx_max_frame = min(transport_mtu, rx_size / 2);
  512. qp->rx_max_entry = rx_size / qp->rx_max_frame;
  513. qp->rx_index = 0;
  514. /*
  515. * Checking to see if we have more entries than the default.
  516. * We should add additional entries if that is the case so we
  517. * can be in sync with the transport frames.
  518. */
  519. node = dev_to_node(&ndev->dev);
  520. for (i = qp->rx_alloc_entry; i < qp->rx_max_entry; i++) {
  521. entry = kzalloc_node(sizeof(*entry), GFP_KERNEL, node);
  522. if (!entry)
  523. return -ENOMEM;
  524. entry->qp = qp;
  525. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry,
  526. &qp->rx_free_q);
  527. qp->rx_alloc_entry++;
  528. }
  529. qp->remote_rx_info->entry = qp->rx_max_entry - 1;
  530. /* setup the hdr offsets with 0's */
  531. for (i = 0; i < qp->rx_max_entry; i++) {
  532. void *offset = (qp->rx_buff + qp->rx_max_frame * (i + 1) -
  533. sizeof(struct ntb_payload_header));
  534. memset(offset, 0, sizeof(struct ntb_payload_header));
  535. }
  536. qp->rx_pkts = 0;
  537. qp->tx_pkts = 0;
  538. qp->tx_index = 0;
  539. return 0;
  540. }
  541. static irqreturn_t ntb_transport_isr(int irq, void *dev)
  542. {
  543. struct ntb_transport_qp *qp = dev;
  544. tasklet_schedule(&qp->rxc_db_work);
  545. return IRQ_HANDLED;
  546. }
  547. static void ntb_transport_setup_qp_peer_msi(struct ntb_transport_ctx *nt,
  548. unsigned int qp_num)
  549. {
  550. struct ntb_transport_qp *qp = &nt->qp_vec[qp_num];
  551. int spad = qp_num * 2 + nt->msi_spad_offset;
  552. if (!nt->use_msi)
  553. return;
  554. if (spad >= ntb_spad_count(nt->ndev))
  555. return;
  556. qp->peer_msi_desc.addr_offset =
  557. ntb_peer_spad_read(qp->ndev, PIDX, spad);
  558. qp->peer_msi_desc.data =
  559. ntb_peer_spad_read(qp->ndev, PIDX, spad + 1);
  560. dev_dbg(&qp->ndev->pdev->dev, "QP%d Peer MSI addr=%x data=%x\n",
  561. qp_num, qp->peer_msi_desc.addr_offset, qp->peer_msi_desc.data);
  562. if (qp->peer_msi_desc.addr_offset) {
  563. qp->use_msi = true;
  564. dev_info(&qp->ndev->pdev->dev,
  565. "Using MSI interrupts for QP%d\n", qp_num);
  566. }
  567. }
  568. static void ntb_transport_setup_qp_msi(struct ntb_transport_ctx *nt,
  569. unsigned int qp_num)
  570. {
  571. struct ntb_transport_qp *qp = &nt->qp_vec[qp_num];
  572. int spad = qp_num * 2 + nt->msi_spad_offset;
  573. int rc;
  574. if (!nt->use_msi)
  575. return;
  576. if (spad >= ntb_spad_count(nt->ndev)) {
  577. dev_warn_once(&qp->ndev->pdev->dev,
  578. "Not enough SPADS to use MSI interrupts\n");
  579. return;
  580. }
  581. ntb_spad_write(qp->ndev, spad, 0);
  582. ntb_spad_write(qp->ndev, spad + 1, 0);
  583. if (!qp->msi_irq) {
  584. qp->msi_irq = ntbm_msi_request_irq(qp->ndev, ntb_transport_isr,
  585. KBUILD_MODNAME, qp,
  586. &qp->msi_desc);
  587. if (qp->msi_irq < 0) {
  588. dev_warn(&qp->ndev->pdev->dev,
  589. "Unable to allocate MSI interrupt for qp%d\n",
  590. qp_num);
  591. return;
  592. }
  593. }
  594. rc = ntb_spad_write(qp->ndev, spad, qp->msi_desc.addr_offset);
  595. if (rc)
  596. goto err_free_interrupt;
  597. rc = ntb_spad_write(qp->ndev, spad + 1, qp->msi_desc.data);
  598. if (rc)
  599. goto err_free_interrupt;
  600. dev_dbg(&qp->ndev->pdev->dev, "QP%d MSI %d addr=%x data=%x\n",
  601. qp_num, qp->msi_irq, qp->msi_desc.addr_offset,
  602. qp->msi_desc.data);
  603. return;
  604. err_free_interrupt:
  605. devm_free_irq(&nt->ndev->dev, qp->msi_irq, qp);
  606. }
  607. static void ntb_transport_msi_peer_desc_changed(struct ntb_transport_ctx *nt)
  608. {
  609. int i;
  610. dev_dbg(&nt->ndev->pdev->dev, "Peer MSI descriptors changed");
  611. for (i = 0; i < nt->qp_count; i++)
  612. ntb_transport_setup_qp_peer_msi(nt, i);
  613. }
  614. static void ntb_transport_msi_desc_changed(void *data)
  615. {
  616. struct ntb_transport_ctx *nt = data;
  617. int i;
  618. dev_dbg(&nt->ndev->pdev->dev, "MSI descriptors changed");
  619. for (i = 0; i < nt->qp_count; i++)
  620. ntb_transport_setup_qp_msi(nt, i);
  621. ntb_peer_db_set(nt->ndev, nt->msi_db_mask);
  622. }
  623. static void ntb_free_mw(struct ntb_transport_ctx *nt, int num_mw)
  624. {
  625. struct ntb_transport_mw *mw = &nt->mw_vec[num_mw];
  626. struct pci_dev *pdev = nt->ndev->pdev;
  627. if (!mw->virt_addr)
  628. return;
  629. ntb_mw_clear_trans(nt->ndev, PIDX, num_mw);
  630. dma_free_coherent(&pdev->dev, mw->alloc_size,
  631. mw->alloc_addr, mw->dma_addr);
  632. mw->xlat_size = 0;
  633. mw->buff_size = 0;
  634. mw->alloc_size = 0;
  635. mw->alloc_addr = NULL;
  636. mw->virt_addr = NULL;
  637. }
  638. static int ntb_alloc_mw_buffer(struct ntb_transport_mw *mw,
  639. struct device *ntb_dev, size_t align)
  640. {
  641. dma_addr_t dma_addr;
  642. void *alloc_addr, *virt_addr;
  643. int rc;
  644. /*
  645. * The buffer here is allocated against the NTB device. The reason to
  646. * use dma_alloc_*() call is to allocate a large IOVA contiguous buffer
  647. * backing the NTB BAR for the remote host to write to. During receive
  648. * processing, the data is being copied out of the receive buffer to
  649. * the kernel skbuff. When a DMA device is being used, dma_map_page()
  650. * is called on the kvaddr of the receive buffer (from dma_alloc_*())
  651. * and remapped against the DMA device. It appears to be a double
  652. * DMA mapping of buffers, but first is mapped to the NTB device and
  653. * second is to the DMA device. DMA_ATTR_FORCE_CONTIGUOUS is necessary
  654. * in order for the later dma_map_page() to not fail.
  655. */
  656. alloc_addr = dma_alloc_attrs(ntb_dev, mw->alloc_size,
  657. &dma_addr, GFP_KERNEL,
  658. DMA_ATTR_FORCE_CONTIGUOUS);
  659. if (!alloc_addr) {
  660. dev_err(ntb_dev, "Unable to alloc MW buff of size %zu\n",
  661. mw->alloc_size);
  662. return -ENOMEM;
  663. }
  664. virt_addr = alloc_addr;
  665. /*
  666. * we must ensure that the memory address allocated is BAR size
  667. * aligned in order for the XLAT register to take the value. This
  668. * is a requirement of the hardware. It is recommended to setup CMA
  669. * for BAR sizes equal or greater than 4MB.
  670. */
  671. if (!IS_ALIGNED(dma_addr, align)) {
  672. if (mw->alloc_size > mw->buff_size) {
  673. virt_addr = PTR_ALIGN(alloc_addr, align);
  674. dma_addr = ALIGN(dma_addr, align);
  675. } else {
  676. rc = -ENOMEM;
  677. goto err;
  678. }
  679. }
  680. mw->alloc_addr = alloc_addr;
  681. mw->virt_addr = virt_addr;
  682. mw->dma_addr = dma_addr;
  683. return 0;
  684. err:
  685. dma_free_coherent(ntb_dev, mw->alloc_size, alloc_addr, dma_addr);
  686. return rc;
  687. }
  688. static int ntb_set_mw(struct ntb_transport_ctx *nt, int num_mw,
  689. resource_size_t size)
  690. {
  691. struct ntb_transport_mw *mw = &nt->mw_vec[num_mw];
  692. struct pci_dev *pdev = nt->ndev->pdev;
  693. size_t xlat_size, buff_size;
  694. resource_size_t xlat_align;
  695. resource_size_t xlat_align_size;
  696. int rc;
  697. if (!size)
  698. return -EINVAL;
  699. rc = ntb_mw_get_align(nt->ndev, PIDX, num_mw, &xlat_align,
  700. &xlat_align_size, NULL);
  701. if (rc)
  702. return rc;
  703. xlat_size = round_up(size, xlat_align_size);
  704. buff_size = round_up(size, xlat_align);
  705. /* No need to re-setup */
  706. if (mw->xlat_size == xlat_size)
  707. return 0;
  708. if (mw->buff_size)
  709. ntb_free_mw(nt, num_mw);
  710. /* Alloc memory for receiving data. Must be aligned */
  711. mw->xlat_size = xlat_size;
  712. mw->buff_size = buff_size;
  713. mw->alloc_size = buff_size;
  714. rc = ntb_alloc_mw_buffer(mw, &pdev->dev, xlat_align);
  715. if (rc) {
  716. mw->alloc_size *= 2;
  717. rc = ntb_alloc_mw_buffer(mw, &pdev->dev, xlat_align);
  718. if (rc) {
  719. dev_err(&pdev->dev,
  720. "Unable to alloc aligned MW buff\n");
  721. mw->xlat_size = 0;
  722. mw->buff_size = 0;
  723. mw->alloc_size = 0;
  724. return rc;
  725. }
  726. }
  727. /* Notify HW the memory location of the receive buffer */
  728. rc = ntb_mw_set_trans(nt->ndev, PIDX, num_mw, mw->dma_addr,
  729. mw->xlat_size);
  730. if (rc) {
  731. dev_err(&pdev->dev, "Unable to set mw%d translation", num_mw);
  732. ntb_free_mw(nt, num_mw);
  733. return -EIO;
  734. }
  735. return 0;
  736. }
  737. static void ntb_qp_link_context_reset(struct ntb_transport_qp *qp)
  738. {
  739. qp->link_is_up = false;
  740. qp->active = false;
  741. qp->tx_index = 0;
  742. qp->rx_index = 0;
  743. qp->rx_bytes = 0;
  744. qp->rx_pkts = 0;
  745. qp->rx_ring_empty = 0;
  746. qp->rx_err_no_buf = 0;
  747. qp->rx_err_oflow = 0;
  748. qp->rx_err_ver = 0;
  749. qp->rx_memcpy = 0;
  750. qp->rx_async = 0;
  751. qp->tx_bytes = 0;
  752. qp->tx_pkts = 0;
  753. qp->tx_ring_full = 0;
  754. qp->tx_err_no_buf = 0;
  755. qp->tx_memcpy = 0;
  756. qp->tx_async = 0;
  757. }
  758. static void ntb_qp_link_down_reset(struct ntb_transport_qp *qp)
  759. {
  760. ntb_qp_link_context_reset(qp);
  761. if (qp->remote_rx_info)
  762. qp->remote_rx_info->entry = qp->rx_max_entry - 1;
  763. }
  764. static void ntb_qp_link_cleanup(struct ntb_transport_qp *qp)
  765. {
  766. struct ntb_transport_ctx *nt = qp->transport;
  767. struct pci_dev *pdev = nt->ndev->pdev;
  768. dev_info(&pdev->dev, "qp %d: Link Cleanup\n", qp->qp_num);
  769. cancel_delayed_work_sync(&qp->link_work);
  770. ntb_qp_link_down_reset(qp);
  771. if (qp->event_handler)
  772. qp->event_handler(qp->cb_data, qp->link_is_up);
  773. }
  774. static void ntb_qp_link_cleanup_work(struct work_struct *work)
  775. {
  776. struct ntb_transport_qp *qp = container_of(work,
  777. struct ntb_transport_qp,
  778. link_cleanup);
  779. struct ntb_transport_ctx *nt = qp->transport;
  780. ntb_qp_link_cleanup(qp);
  781. if (nt->link_is_up)
  782. schedule_delayed_work(&qp->link_work,
  783. msecs_to_jiffies(NTB_LINK_DOWN_TIMEOUT));
  784. }
  785. static void ntb_qp_link_down(struct ntb_transport_qp *qp)
  786. {
  787. schedule_work(&qp->link_cleanup);
  788. }
  789. static void ntb_transport_link_cleanup(struct ntb_transport_ctx *nt)
  790. {
  791. struct ntb_transport_qp *qp;
  792. u64 qp_bitmap_alloc;
  793. unsigned int i, count;
  794. qp_bitmap_alloc = nt->qp_bitmap & ~nt->qp_bitmap_free;
  795. /* Pass along the info to any clients */
  796. for (i = 0; i < nt->qp_count; i++)
  797. if (qp_bitmap_alloc & BIT_ULL(i)) {
  798. qp = &nt->qp_vec[i];
  799. ntb_qp_link_cleanup(qp);
  800. cancel_work_sync(&qp->link_cleanup);
  801. cancel_delayed_work_sync(&qp->link_work);
  802. }
  803. if (!nt->link_is_up)
  804. cancel_delayed_work_sync(&nt->link_work);
  805. for (i = 0; i < nt->mw_count; i++)
  806. ntb_free_mw(nt, i);
  807. /* The scratchpad registers keep the values if the remote side
  808. * goes down, blast them now to give them a sane value the next
  809. * time they are accessed
  810. */
  811. count = ntb_spad_count(nt->ndev);
  812. for (i = 0; i < count; i++)
  813. ntb_spad_write(nt->ndev, i, 0);
  814. }
  815. static void ntb_transport_link_cleanup_work(struct work_struct *work)
  816. {
  817. struct ntb_transport_ctx *nt =
  818. container_of(work, struct ntb_transport_ctx, link_cleanup);
  819. guard(mutex)(&nt->link_event_lock);
  820. ntb_transport_link_cleanup(nt);
  821. }
  822. static void ntb_transport_event_callback(void *data)
  823. {
  824. struct ntb_transport_ctx *nt = data;
  825. if (ntb_link_is_up(nt->ndev, NULL, NULL) == 1)
  826. schedule_delayed_work(&nt->link_work, 0);
  827. else
  828. schedule_work(&nt->link_cleanup);
  829. }
  830. static void ntb_transport_link_work(struct work_struct *work)
  831. {
  832. struct ntb_transport_ctx *nt =
  833. container_of(work, struct ntb_transport_ctx, link_work.work);
  834. struct ntb_dev *ndev = nt->ndev;
  835. struct pci_dev *pdev = ndev->pdev;
  836. resource_size_t size;
  837. u32 val;
  838. int rc = 0, i, spad;
  839. guard(mutex)(&nt->link_event_lock);
  840. /* send the local info, in the opposite order of the way we read it */
  841. if (nt->use_msi) {
  842. rc = ntb_msi_setup_mws(ndev);
  843. if (rc) {
  844. dev_warn(&pdev->dev,
  845. "Failed to register MSI memory window: %d\n",
  846. rc);
  847. nt->use_msi = false;
  848. }
  849. }
  850. for (i = 0; i < nt->qp_count; i++)
  851. ntb_transport_setup_qp_msi(nt, i);
  852. for (i = 0; i < nt->mw_count; i++) {
  853. size = nt->mw_vec[i].phys_size;
  854. if (max_mw_size && size > max_mw_size)
  855. size = max_mw_size;
  856. spad = MW0_SZ_HIGH + (i * 2);
  857. ntb_peer_spad_write(ndev, PIDX, spad, upper_32_bits(size));
  858. spad = MW0_SZ_LOW + (i * 2);
  859. ntb_peer_spad_write(ndev, PIDX, spad, lower_32_bits(size));
  860. }
  861. ntb_peer_spad_write(ndev, PIDX, NUM_MWS, nt->mw_count);
  862. ntb_peer_spad_write(ndev, PIDX, NUM_QPS, nt->qp_count);
  863. ntb_peer_spad_write(ndev, PIDX, VERSION, NTB_TRANSPORT_VERSION);
  864. /* Query the remote side for its info */
  865. val = ntb_spad_read(ndev, VERSION);
  866. dev_dbg(&pdev->dev, "Remote version = %d\n", val);
  867. if (val != NTB_TRANSPORT_VERSION)
  868. goto out;
  869. val = ntb_spad_read(ndev, NUM_QPS);
  870. dev_dbg(&pdev->dev, "Remote max number of qps = %d\n", val);
  871. if (val != nt->qp_count)
  872. goto out;
  873. val = ntb_spad_read(ndev, NUM_MWS);
  874. dev_dbg(&pdev->dev, "Remote number of mws = %d\n", val);
  875. if (val != nt->mw_count)
  876. goto out;
  877. for (i = 0; i < nt->mw_count; i++) {
  878. u64 val64;
  879. val = ntb_spad_read(ndev, MW0_SZ_HIGH + (i * 2));
  880. val64 = (u64)val << 32;
  881. val = ntb_spad_read(ndev, MW0_SZ_LOW + (i * 2));
  882. val64 |= val;
  883. dev_dbg(&pdev->dev, "Remote MW%d size = %#llx\n", i, val64);
  884. rc = ntb_set_mw(nt, i, val64);
  885. if (rc)
  886. goto out1;
  887. }
  888. nt->link_is_up = true;
  889. for (i = 0; i < nt->qp_count; i++) {
  890. struct ntb_transport_qp *qp = &nt->qp_vec[i];
  891. ntb_transport_setup_qp_mw(nt, i);
  892. ntb_transport_setup_qp_peer_msi(nt, i);
  893. if (qp->client_ready)
  894. schedule_delayed_work(&qp->link_work, 0);
  895. }
  896. return;
  897. out1:
  898. for (i = 0; i < nt->mw_count; i++)
  899. ntb_free_mw(nt, i);
  900. /* if there's an actual failure, we should just bail */
  901. if (rc < 0)
  902. return;
  903. out:
  904. if (ntb_link_is_up(ndev, NULL, NULL) == 1)
  905. schedule_delayed_work(&nt->link_work,
  906. msecs_to_jiffies(NTB_LINK_DOWN_TIMEOUT));
  907. }
  908. static void ntb_qp_link_work(struct work_struct *work)
  909. {
  910. struct ntb_transport_qp *qp = container_of(work,
  911. struct ntb_transport_qp,
  912. link_work.work);
  913. struct pci_dev *pdev = qp->ndev->pdev;
  914. struct ntb_transport_ctx *nt = qp->transport;
  915. int val;
  916. WARN_ON(!nt->link_is_up);
  917. val = ntb_spad_read(nt->ndev, QP_LINKS);
  918. ntb_peer_spad_write(nt->ndev, PIDX, QP_LINKS, val | BIT(qp->qp_num));
  919. /* query remote spad for qp ready bits */
  920. dev_dbg_ratelimited(&pdev->dev, "Remote QP link status = %x\n", val);
  921. /* See if the remote side is up */
  922. if (val & BIT(qp->qp_num)) {
  923. dev_info(&pdev->dev, "qp %d: Link Up\n", qp->qp_num);
  924. qp->link_is_up = true;
  925. qp->active = true;
  926. if (qp->event_handler)
  927. qp->event_handler(qp->cb_data, qp->link_is_up);
  928. if (qp->active)
  929. tasklet_schedule(&qp->rxc_db_work);
  930. } else if (nt->link_is_up)
  931. schedule_delayed_work(&qp->link_work,
  932. msecs_to_jiffies(NTB_LINK_DOWN_TIMEOUT));
  933. }
  934. static int ntb_transport_init_queue(struct ntb_transport_ctx *nt,
  935. unsigned int qp_num)
  936. {
  937. struct ntb_transport_qp *qp;
  938. phys_addr_t mw_base;
  939. resource_size_t mw_size;
  940. unsigned int num_qps_mw, tx_size;
  941. unsigned int mw_num, mw_count, qp_count;
  942. u64 qp_offset;
  943. mw_count = nt->mw_count;
  944. qp_count = nt->qp_count;
  945. mw_num = QP_TO_MW(nt, qp_num);
  946. qp = &nt->qp_vec[qp_num];
  947. qp->qp_num = qp_num;
  948. qp->transport = nt;
  949. qp->ndev = nt->ndev;
  950. qp->client_ready = false;
  951. qp->event_handler = NULL;
  952. ntb_qp_link_context_reset(qp);
  953. if (mw_num < qp_count % mw_count)
  954. num_qps_mw = qp_count / mw_count + 1;
  955. else
  956. num_qps_mw = qp_count / mw_count;
  957. mw_base = nt->mw_vec[mw_num].phys_addr;
  958. mw_size = nt->mw_vec[mw_num].phys_size;
  959. if (max_mw_size && mw_size > max_mw_size)
  960. mw_size = max_mw_size;
  961. tx_size = (unsigned int)mw_size / num_qps_mw;
  962. qp_offset = tx_size * (qp_num / mw_count);
  963. qp->tx_mw_size = tx_size;
  964. qp->tx_mw = nt->mw_vec[mw_num].vbase + qp_offset;
  965. if (!qp->tx_mw)
  966. return -EINVAL;
  967. qp->tx_mw_phys = mw_base + qp_offset;
  968. if (!qp->tx_mw_phys)
  969. return -EINVAL;
  970. tx_size -= sizeof(struct ntb_rx_info);
  971. qp->rx_info = qp->tx_mw + tx_size;
  972. /* Due to housekeeping, there must be atleast 2 buffs */
  973. qp->tx_max_frame = min(transport_mtu, tx_size / 2);
  974. qp->tx_max_entry = tx_size / qp->tx_max_frame;
  975. if (nt->debugfs_node_dir) {
  976. char debugfs_name[8];
  977. snprintf(debugfs_name, sizeof(debugfs_name), "qp%d", qp_num);
  978. qp->debugfs_dir = debugfs_create_dir(debugfs_name,
  979. nt->debugfs_node_dir);
  980. qp->debugfs_stats = debugfs_create_file("stats", S_IRUSR,
  981. qp->debugfs_dir, qp,
  982. &ntb_qp_debugfs_stats_fops);
  983. } else {
  984. qp->debugfs_dir = NULL;
  985. qp->debugfs_stats = NULL;
  986. }
  987. INIT_DELAYED_WORK(&qp->link_work, ntb_qp_link_work);
  988. INIT_WORK(&qp->link_cleanup, ntb_qp_link_cleanup_work);
  989. spin_lock_init(&qp->ntb_rx_q_lock);
  990. spin_lock_init(&qp->ntb_tx_free_q_lock);
  991. spin_lock_init(&qp->ntb_tx_offl_q_lock);
  992. INIT_LIST_HEAD(&qp->rx_post_q);
  993. INIT_LIST_HEAD(&qp->rx_pend_q);
  994. INIT_LIST_HEAD(&qp->rx_free_q);
  995. INIT_LIST_HEAD(&qp->tx_free_q);
  996. INIT_LIST_HEAD(&qp->tx_offl_q);
  997. tasklet_init(&qp->rxc_db_work, ntb_transport_rxc_db,
  998. (unsigned long)qp);
  999. return 0;
  1000. }
  1001. static int ntb_transport_probe(struct ntb_client *self, struct ntb_dev *ndev)
  1002. {
  1003. struct ntb_transport_ctx *nt;
  1004. struct ntb_transport_mw *mw;
  1005. unsigned int mw_count, qp_count, spad_count, max_mw_count_for_spads;
  1006. u64 qp_bitmap;
  1007. int node;
  1008. int rc, i;
  1009. mw_count = ntb_peer_mw_count(ndev);
  1010. if (!ndev->ops->mw_set_trans) {
  1011. dev_err(&ndev->dev, "Inbound MW based NTB API is required\n");
  1012. return -EINVAL;
  1013. }
  1014. if (ntb_db_is_unsafe(ndev))
  1015. dev_dbg(&ndev->dev,
  1016. "doorbell is unsafe, proceed anyway...\n");
  1017. if (ntb_spad_is_unsafe(ndev))
  1018. dev_dbg(&ndev->dev,
  1019. "scratchpad is unsafe, proceed anyway...\n");
  1020. if (ntb_peer_port_count(ndev) != NTB_DEF_PEER_CNT)
  1021. dev_warn(&ndev->dev, "Multi-port NTB devices unsupported\n");
  1022. node = dev_to_node(&ndev->dev);
  1023. nt = kzalloc_node(sizeof(*nt), GFP_KERNEL, node);
  1024. if (!nt)
  1025. return -ENOMEM;
  1026. nt->ndev = ndev;
  1027. /*
  1028. * If we are using MSI, and have at least one extra memory window,
  1029. * we will reserve the last MW for the MSI window.
  1030. */
  1031. if (use_msi && mw_count > 1) {
  1032. rc = ntb_msi_init(ndev, ntb_transport_msi_desc_changed);
  1033. if (!rc) {
  1034. mw_count -= 1;
  1035. nt->use_msi = true;
  1036. }
  1037. }
  1038. spad_count = ntb_spad_count(ndev);
  1039. /* Limit the MW's based on the availability of scratchpads */
  1040. if (spad_count < NTB_TRANSPORT_MIN_SPADS) {
  1041. nt->mw_count = 0;
  1042. rc = -EINVAL;
  1043. goto err;
  1044. }
  1045. max_mw_count_for_spads = (spad_count - MW0_SZ_HIGH) / 2;
  1046. nt->mw_count = min(mw_count, max_mw_count_for_spads);
  1047. nt->msi_spad_offset = nt->mw_count * 2 + MW0_SZ_HIGH;
  1048. nt->mw_vec = kcalloc_node(mw_count, sizeof(*nt->mw_vec),
  1049. GFP_KERNEL, node);
  1050. if (!nt->mw_vec) {
  1051. rc = -ENOMEM;
  1052. goto err;
  1053. }
  1054. for (i = 0; i < mw_count; i++) {
  1055. mw = &nt->mw_vec[i];
  1056. rc = ntb_peer_mw_get_addr(ndev, i, &mw->phys_addr,
  1057. &mw->phys_size);
  1058. if (rc)
  1059. goto err1;
  1060. mw->vbase = ioremap_wc(mw->phys_addr, mw->phys_size);
  1061. if (!mw->vbase) {
  1062. rc = -ENOMEM;
  1063. goto err1;
  1064. }
  1065. mw->buff_size = 0;
  1066. mw->xlat_size = 0;
  1067. mw->virt_addr = NULL;
  1068. mw->dma_addr = 0;
  1069. }
  1070. qp_bitmap = ntb_db_valid_mask(ndev);
  1071. qp_count = ilog2(qp_bitmap);
  1072. if (nt->use_msi) {
  1073. qp_count -= 1;
  1074. nt->msi_db_mask = BIT_ULL(qp_count);
  1075. ntb_db_clear_mask(ndev, nt->msi_db_mask);
  1076. }
  1077. if (max_num_clients && max_num_clients < qp_count)
  1078. qp_count = max_num_clients;
  1079. else if (nt->mw_count < qp_count)
  1080. qp_count = nt->mw_count;
  1081. qp_bitmap &= BIT_ULL(qp_count) - 1;
  1082. nt->qp_count = qp_count;
  1083. nt->qp_bitmap = qp_bitmap;
  1084. nt->qp_bitmap_free = qp_bitmap;
  1085. nt->qp_vec = kcalloc_node(qp_count, sizeof(*nt->qp_vec),
  1086. GFP_KERNEL, node);
  1087. if (!nt->qp_vec) {
  1088. rc = -ENOMEM;
  1089. goto err1;
  1090. }
  1091. if (nt_debugfs_dir) {
  1092. nt->debugfs_node_dir =
  1093. debugfs_create_dir(pci_name(ndev->pdev),
  1094. nt_debugfs_dir);
  1095. }
  1096. for (i = 0; i < qp_count; i++) {
  1097. rc = ntb_transport_init_queue(nt, i);
  1098. if (rc)
  1099. goto err2;
  1100. }
  1101. mutex_init(&nt->link_event_lock);
  1102. INIT_DELAYED_WORK(&nt->link_work, ntb_transport_link_work);
  1103. INIT_WORK(&nt->link_cleanup, ntb_transport_link_cleanup_work);
  1104. rc = ntb_set_ctx(ndev, nt, &ntb_transport_ops);
  1105. if (rc)
  1106. goto err2;
  1107. INIT_LIST_HEAD(&nt->client_devs);
  1108. rc = ntb_bus_init(nt);
  1109. if (rc)
  1110. goto err3;
  1111. nt->link_is_up = false;
  1112. ntb_link_enable(ndev, NTB_SPEED_AUTO, NTB_WIDTH_AUTO);
  1113. ntb_link_event(ndev);
  1114. return 0;
  1115. err3:
  1116. ntb_clear_ctx(ndev);
  1117. err2:
  1118. kfree(nt->qp_vec);
  1119. err1:
  1120. while (i--) {
  1121. mw = &nt->mw_vec[i];
  1122. iounmap(mw->vbase);
  1123. }
  1124. kfree(nt->mw_vec);
  1125. err:
  1126. kfree(nt);
  1127. return rc;
  1128. }
  1129. static void ntb_transport_free(struct ntb_client *self, struct ntb_dev *ndev)
  1130. {
  1131. struct ntb_transport_ctx *nt = ndev->ctx;
  1132. struct ntb_transport_qp *qp;
  1133. u64 qp_bitmap_alloc;
  1134. int i;
  1135. ntb_transport_link_cleanup(nt);
  1136. cancel_work_sync(&nt->link_cleanup);
  1137. cancel_delayed_work_sync(&nt->link_work);
  1138. qp_bitmap_alloc = nt->qp_bitmap & ~nt->qp_bitmap_free;
  1139. /* verify that all the qp's are freed */
  1140. for (i = 0; i < nt->qp_count; i++) {
  1141. qp = &nt->qp_vec[i];
  1142. if (qp_bitmap_alloc & BIT_ULL(i))
  1143. ntb_transport_free_queue(qp);
  1144. debugfs_remove_recursive(qp->debugfs_dir);
  1145. }
  1146. ntb_link_disable(ndev);
  1147. ntb_clear_ctx(ndev);
  1148. ntb_bus_remove(nt);
  1149. for (i = nt->mw_count; i--; ) {
  1150. ntb_free_mw(nt, i);
  1151. iounmap(nt->mw_vec[i].vbase);
  1152. }
  1153. kfree(nt->qp_vec);
  1154. kfree(nt->mw_vec);
  1155. kfree(nt);
  1156. }
  1157. static void ntb_complete_rxc(struct ntb_transport_qp *qp)
  1158. {
  1159. struct ntb_queue_entry *entry;
  1160. void *cb_data;
  1161. unsigned int len;
  1162. unsigned long irqflags;
  1163. spin_lock_irqsave(&qp->ntb_rx_q_lock, irqflags);
  1164. while (!list_empty(&qp->rx_post_q)) {
  1165. entry = list_first_entry(&qp->rx_post_q,
  1166. struct ntb_queue_entry, entry);
  1167. if (!(entry->flags & DESC_DONE_FLAG))
  1168. break;
  1169. entry->rx_hdr->flags = 0;
  1170. iowrite32(entry->rx_index, &qp->rx_info->entry);
  1171. cb_data = entry->cb_data;
  1172. len = entry->len;
  1173. list_move_tail(&entry->entry, &qp->rx_free_q);
  1174. spin_unlock_irqrestore(&qp->ntb_rx_q_lock, irqflags);
  1175. if (qp->rx_handler && qp->client_ready)
  1176. qp->rx_handler(qp, qp->cb_data, cb_data, len);
  1177. spin_lock_irqsave(&qp->ntb_rx_q_lock, irqflags);
  1178. }
  1179. spin_unlock_irqrestore(&qp->ntb_rx_q_lock, irqflags);
  1180. }
  1181. static void ntb_rx_copy_callback(void *data,
  1182. const struct dmaengine_result *res)
  1183. {
  1184. struct ntb_queue_entry *entry = data;
  1185. /* we need to check DMA results if we are using DMA */
  1186. if (res) {
  1187. enum dmaengine_tx_result dma_err = res->result;
  1188. switch (dma_err) {
  1189. case DMA_TRANS_READ_FAILED:
  1190. case DMA_TRANS_WRITE_FAILED:
  1191. entry->errors++;
  1192. fallthrough;
  1193. case DMA_TRANS_ABORTED:
  1194. {
  1195. struct ntb_transport_qp *qp = entry->qp;
  1196. void *offset = qp->rx_buff + qp->rx_max_frame *
  1197. qp->rx_index;
  1198. ntb_memcpy_rx(entry, offset);
  1199. qp->rx_memcpy++;
  1200. return;
  1201. }
  1202. case DMA_TRANS_NOERROR:
  1203. default:
  1204. break;
  1205. }
  1206. }
  1207. entry->flags |= DESC_DONE_FLAG;
  1208. ntb_complete_rxc(entry->qp);
  1209. }
  1210. static void ntb_memcpy_rx(struct ntb_queue_entry *entry, void *offset)
  1211. {
  1212. void *buf = entry->buf;
  1213. size_t len = entry->len;
  1214. memcpy(buf, offset, len);
  1215. /* Ensure that the data is fully copied out before clearing the flag */
  1216. wmb();
  1217. ntb_rx_copy_callback(entry, NULL);
  1218. }
  1219. static int ntb_async_rx_submit(struct ntb_queue_entry *entry, void *offset)
  1220. {
  1221. struct dma_async_tx_descriptor *txd;
  1222. struct ntb_transport_qp *qp = entry->qp;
  1223. struct dma_chan *chan = qp->rx_dma_chan;
  1224. struct dma_device *device;
  1225. size_t pay_off, buff_off, len;
  1226. struct dmaengine_unmap_data *unmap;
  1227. dma_cookie_t cookie;
  1228. void *buf = entry->buf;
  1229. len = entry->len;
  1230. device = chan->device;
  1231. pay_off = (size_t)offset & ~PAGE_MASK;
  1232. buff_off = (size_t)buf & ~PAGE_MASK;
  1233. if (!is_dma_copy_aligned(device, pay_off, buff_off, len))
  1234. goto err;
  1235. unmap = dmaengine_get_unmap_data(device->dev, 2, GFP_NOWAIT);
  1236. if (!unmap)
  1237. goto err;
  1238. unmap->len = len;
  1239. unmap->addr[0] = dma_map_phys(device->dev, virt_to_phys(offset),
  1240. len, DMA_TO_DEVICE, 0);
  1241. if (dma_mapping_error(device->dev, unmap->addr[0]))
  1242. goto err_get_unmap;
  1243. unmap->to_cnt = 1;
  1244. unmap->addr[1] = dma_map_phys(device->dev, virt_to_phys(buf),
  1245. len, DMA_FROM_DEVICE, 0);
  1246. if (dma_mapping_error(device->dev, unmap->addr[1]))
  1247. goto err_get_unmap;
  1248. unmap->from_cnt = 1;
  1249. txd = device->device_prep_dma_memcpy(chan, unmap->addr[1],
  1250. unmap->addr[0], len,
  1251. DMA_PREP_INTERRUPT);
  1252. if (!txd)
  1253. goto err_get_unmap;
  1254. txd->callback_result = ntb_rx_copy_callback;
  1255. txd->callback_param = entry;
  1256. dma_set_unmap(txd, unmap);
  1257. cookie = dmaengine_submit(txd);
  1258. if (dma_submit_error(cookie))
  1259. goto err_set_unmap;
  1260. dmaengine_unmap_put(unmap);
  1261. qp->last_cookie = cookie;
  1262. qp->rx_async++;
  1263. return 0;
  1264. err_set_unmap:
  1265. dmaengine_unmap_put(unmap);
  1266. err_get_unmap:
  1267. dmaengine_unmap_put(unmap);
  1268. err:
  1269. return -ENXIO;
  1270. }
  1271. static void ntb_async_rx(struct ntb_queue_entry *entry, void *offset)
  1272. {
  1273. struct ntb_transport_qp *qp = entry->qp;
  1274. struct dma_chan *chan = qp->rx_dma_chan;
  1275. int res;
  1276. if (!chan)
  1277. goto err;
  1278. if (entry->len < copy_bytes)
  1279. goto err;
  1280. res = ntb_async_rx_submit(entry, offset);
  1281. if (res < 0)
  1282. goto err;
  1283. qp->rx_async++;
  1284. return;
  1285. err:
  1286. ntb_memcpy_rx(entry, offset);
  1287. qp->rx_memcpy++;
  1288. }
  1289. static int ntb_process_rxc(struct ntb_transport_qp *qp)
  1290. {
  1291. struct ntb_payload_header *hdr;
  1292. struct ntb_queue_entry *entry;
  1293. void *offset;
  1294. offset = qp->rx_buff + qp->rx_max_frame * qp->rx_index;
  1295. hdr = offset + qp->rx_max_frame - sizeof(struct ntb_payload_header);
  1296. dev_dbg(&qp->ndev->pdev->dev, "qp %d: RX ver %u len %d flags %x\n",
  1297. qp->qp_num, hdr->ver, hdr->len, hdr->flags);
  1298. if (!(hdr->flags & DESC_DONE_FLAG)) {
  1299. dev_dbg(&qp->ndev->pdev->dev, "done flag not set\n");
  1300. qp->rx_ring_empty++;
  1301. return -EAGAIN;
  1302. }
  1303. if (hdr->flags & LINK_DOWN_FLAG) {
  1304. dev_dbg(&qp->ndev->pdev->dev, "link down flag set\n");
  1305. ntb_qp_link_down(qp);
  1306. hdr->flags = 0;
  1307. return -EAGAIN;
  1308. }
  1309. if (hdr->ver != (u32)qp->rx_pkts) {
  1310. dev_dbg(&qp->ndev->pdev->dev,
  1311. "version mismatch, expected %llu - got %u\n",
  1312. qp->rx_pkts, hdr->ver);
  1313. qp->rx_err_ver++;
  1314. return -EIO;
  1315. }
  1316. entry = ntb_list_mv(&qp->ntb_rx_q_lock, &qp->rx_pend_q, &qp->rx_post_q);
  1317. if (!entry) {
  1318. dev_dbg(&qp->ndev->pdev->dev, "no receive buffer\n");
  1319. qp->rx_err_no_buf++;
  1320. return -EAGAIN;
  1321. }
  1322. entry->rx_hdr = hdr;
  1323. entry->rx_index = qp->rx_index;
  1324. if (hdr->len > entry->len) {
  1325. dev_dbg(&qp->ndev->pdev->dev,
  1326. "receive buffer overflow! Wanted %d got %d\n",
  1327. hdr->len, entry->len);
  1328. qp->rx_err_oflow++;
  1329. entry->len = -EIO;
  1330. entry->flags |= DESC_DONE_FLAG;
  1331. ntb_complete_rxc(qp);
  1332. } else {
  1333. dev_dbg(&qp->ndev->pdev->dev,
  1334. "RX OK index %u ver %u size %d into buf size %d\n",
  1335. qp->rx_index, hdr->ver, hdr->len, entry->len);
  1336. qp->rx_bytes += hdr->len;
  1337. qp->rx_pkts++;
  1338. entry->len = hdr->len;
  1339. ntb_async_rx(entry, offset);
  1340. }
  1341. qp->rx_index++;
  1342. qp->rx_index %= qp->rx_max_entry;
  1343. return 0;
  1344. }
  1345. static void ntb_transport_rxc_db(unsigned long data)
  1346. {
  1347. struct ntb_transport_qp *qp = (void *)data;
  1348. int rc, i;
  1349. dev_dbg(&qp->ndev->pdev->dev, "%s: doorbell %d received\n",
  1350. __func__, qp->qp_num);
  1351. /* Limit the number of packets processed in a single interrupt to
  1352. * provide fairness to others
  1353. */
  1354. for (i = 0; i < qp->rx_max_entry; i++) {
  1355. rc = ntb_process_rxc(qp);
  1356. if (rc)
  1357. break;
  1358. }
  1359. if (i && qp->rx_dma_chan)
  1360. dma_async_issue_pending(qp->rx_dma_chan);
  1361. if (i == qp->rx_max_entry) {
  1362. /* there is more work to do */
  1363. if (qp->active)
  1364. tasklet_schedule(&qp->rxc_db_work);
  1365. } else if (ntb_db_read(qp->ndev) & BIT_ULL(qp->qp_num)) {
  1366. /* the doorbell bit is set: clear it */
  1367. ntb_db_clear(qp->ndev, BIT_ULL(qp->qp_num));
  1368. /* ntb_db_read ensures ntb_db_clear write is committed */
  1369. ntb_db_read(qp->ndev);
  1370. /* an interrupt may have arrived between finishing
  1371. * ntb_process_rxc and clearing the doorbell bit:
  1372. * there might be some more work to do.
  1373. */
  1374. if (qp->active)
  1375. tasklet_schedule(&qp->rxc_db_work);
  1376. }
  1377. }
  1378. static void ntb_tx_copy_callback(void *data,
  1379. const struct dmaengine_result *res)
  1380. {
  1381. struct ntb_queue_entry *entry = data;
  1382. struct ntb_transport_qp *qp = entry->qp;
  1383. struct ntb_payload_header __iomem *hdr = entry->tx_hdr;
  1384. /* we need to check DMA results if we are using DMA */
  1385. if (res) {
  1386. enum dmaengine_tx_result dma_err = res->result;
  1387. switch (dma_err) {
  1388. case DMA_TRANS_READ_FAILED:
  1389. case DMA_TRANS_WRITE_FAILED:
  1390. entry->errors++;
  1391. fallthrough;
  1392. case DMA_TRANS_ABORTED:
  1393. {
  1394. void __iomem *offset =
  1395. qp->tx_mw + qp->tx_max_frame *
  1396. entry->tx_index;
  1397. /* resubmit via CPU */
  1398. ntb_memcpy_tx(entry, offset);
  1399. qp->tx_memcpy++;
  1400. return;
  1401. }
  1402. case DMA_TRANS_NOERROR:
  1403. default:
  1404. break;
  1405. }
  1406. }
  1407. iowrite32(entry->flags | DESC_DONE_FLAG, &hdr->flags);
  1408. /*
  1409. * Make DONE flag visible before DB/MSI. WC + posted MWr may reorder
  1410. * across iATU/bridge (platform-dependent). Order and flush here.
  1411. */
  1412. dma_mb();
  1413. ioread32(&hdr->flags);
  1414. if (qp->use_msi)
  1415. ntb_msi_peer_trigger(qp->ndev, PIDX, &qp->peer_msi_desc);
  1416. else
  1417. ntb_peer_db_set(qp->ndev, BIT_ULL(qp->qp_num));
  1418. /* The entry length can only be zero if the packet is intended to be a
  1419. * "link down" or similar. Since no payload is being sent in these
  1420. * cases, there is nothing to add to the completion queue.
  1421. */
  1422. if (entry->len > 0) {
  1423. qp->tx_bytes += entry->len;
  1424. if (qp->tx_handler)
  1425. qp->tx_handler(qp, qp->cb_data, entry->cb_data,
  1426. entry->len);
  1427. }
  1428. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry, &qp->tx_free_q);
  1429. }
  1430. static void ntb_memcpy_tx_on_stack(struct ntb_queue_entry *entry, void __iomem *offset)
  1431. {
  1432. #ifdef ARCH_HAS_NOCACHE_UACCESS
  1433. /*
  1434. * Using non-temporal mov to improve performance on non-cached
  1435. * writes, even though we aren't actually copying from user space.
  1436. */
  1437. __copy_from_user_inatomic_nocache(offset, entry->buf, entry->len);
  1438. #else
  1439. memcpy_toio(offset, entry->buf, entry->len);
  1440. #endif
  1441. /* Ensure that the data is fully copied out before setting the flags */
  1442. wmb();
  1443. ntb_tx_copy_callback(entry, NULL);
  1444. }
  1445. static int ntb_tx_memcpy_kthread(void *data)
  1446. {
  1447. struct ntb_transport_qp *qp = data;
  1448. struct ntb_queue_entry *entry, *tmp;
  1449. const int resched_nr = 64;
  1450. LIST_HEAD(local_list);
  1451. void __iomem *offset;
  1452. int processed = 0;
  1453. while (!kthread_should_stop()) {
  1454. spin_lock_irq(&qp->ntb_tx_offl_q_lock);
  1455. wait_event_interruptible_lock_irq_timeout(qp->tx_offload_wq,
  1456. kthread_should_stop() ||
  1457. !list_empty(&qp->tx_offl_q),
  1458. qp->ntb_tx_offl_q_lock, 5*HZ);
  1459. list_splice_tail_init(&qp->tx_offl_q, &local_list);
  1460. spin_unlock_irq(&qp->ntb_tx_offl_q_lock);
  1461. list_for_each_entry_safe(entry, tmp, &local_list, entry) {
  1462. list_del(&entry->entry);
  1463. offset = qp->tx_mw + qp->tx_max_frame * entry->tx_index;
  1464. ntb_memcpy_tx_on_stack(entry, offset);
  1465. if (++processed >= resched_nr) {
  1466. cond_resched();
  1467. processed = 0;
  1468. }
  1469. }
  1470. cond_resched();
  1471. }
  1472. return 0;
  1473. }
  1474. static void ntb_memcpy_tx(struct ntb_queue_entry *entry, void __iomem *offset)
  1475. {
  1476. struct ntb_transport_qp *qp = entry->qp;
  1477. if (WARN_ON_ONCE(!qp))
  1478. return;
  1479. if (ntb_tx_offload_enabled(qp)) {
  1480. ntb_list_add(&qp->ntb_tx_offl_q_lock, &entry->entry,
  1481. &qp->tx_offl_q);
  1482. wake_up(&qp->tx_offload_wq);
  1483. } else
  1484. ntb_memcpy_tx_on_stack(entry, offset);
  1485. }
  1486. static int ntb_async_tx_submit(struct ntb_transport_qp *qp,
  1487. struct ntb_queue_entry *entry)
  1488. {
  1489. struct dma_async_tx_descriptor *txd;
  1490. struct dma_chan *chan = qp->tx_dma_chan;
  1491. struct dma_device *device;
  1492. size_t len = entry->len;
  1493. void *buf = entry->buf;
  1494. size_t dest_off, buff_off;
  1495. struct dmaengine_unmap_data *unmap;
  1496. dma_addr_t dest;
  1497. dma_cookie_t cookie;
  1498. device = chan->device;
  1499. dest = qp->tx_mw_dma_addr + qp->tx_max_frame * entry->tx_index;
  1500. buff_off = (size_t)buf & ~PAGE_MASK;
  1501. dest_off = (size_t)dest & ~PAGE_MASK;
  1502. if (!is_dma_copy_aligned(device, buff_off, dest_off, len))
  1503. goto err;
  1504. unmap = dmaengine_get_unmap_data(device->dev, 1, GFP_NOWAIT);
  1505. if (!unmap)
  1506. goto err;
  1507. unmap->len = len;
  1508. unmap->addr[0] = dma_map_phys(device->dev, virt_to_phys(buf),
  1509. len, DMA_TO_DEVICE, 0);
  1510. if (dma_mapping_error(device->dev, unmap->addr[0]))
  1511. goto err_get_unmap;
  1512. unmap->to_cnt = 1;
  1513. txd = device->device_prep_dma_memcpy(chan, dest, unmap->addr[0], len,
  1514. DMA_PREP_INTERRUPT);
  1515. if (!txd)
  1516. goto err_get_unmap;
  1517. txd->callback_result = ntb_tx_copy_callback;
  1518. txd->callback_param = entry;
  1519. dma_set_unmap(txd, unmap);
  1520. cookie = dmaengine_submit(txd);
  1521. if (dma_submit_error(cookie))
  1522. goto err_set_unmap;
  1523. dmaengine_unmap_put(unmap);
  1524. dma_async_issue_pending(chan);
  1525. return 0;
  1526. err_set_unmap:
  1527. dmaengine_unmap_put(unmap);
  1528. err_get_unmap:
  1529. dmaengine_unmap_put(unmap);
  1530. err:
  1531. return -ENXIO;
  1532. }
  1533. static void ntb_async_tx(struct ntb_transport_qp *qp,
  1534. struct ntb_queue_entry *entry)
  1535. {
  1536. struct ntb_payload_header __iomem *hdr;
  1537. struct dma_chan *chan = qp->tx_dma_chan;
  1538. void __iomem *offset;
  1539. int res;
  1540. entry->tx_index = qp->tx_index;
  1541. offset = qp->tx_mw + qp->tx_max_frame * entry->tx_index;
  1542. hdr = offset + qp->tx_max_frame - sizeof(struct ntb_payload_header);
  1543. entry->tx_hdr = hdr;
  1544. WARN_ON_ONCE(!ntb_transport_tx_free_entry(qp));
  1545. WRITE_ONCE(qp->tx_index, (qp->tx_index + 1) % qp->tx_max_entry);
  1546. iowrite32(entry->len, &hdr->len);
  1547. iowrite32((u32)qp->tx_pkts, &hdr->ver);
  1548. if (!chan)
  1549. goto err;
  1550. if (entry->len < copy_bytes)
  1551. goto err;
  1552. res = ntb_async_tx_submit(qp, entry);
  1553. if (res < 0)
  1554. goto err;
  1555. qp->tx_async++;
  1556. return;
  1557. err:
  1558. ntb_memcpy_tx(entry, offset);
  1559. qp->tx_memcpy++;
  1560. }
  1561. static int ntb_process_tx(struct ntb_transport_qp *qp,
  1562. struct ntb_queue_entry *entry)
  1563. {
  1564. if (!ntb_transport_tx_free_entry(qp)) {
  1565. qp->tx_ring_full++;
  1566. return -EAGAIN;
  1567. }
  1568. if (entry->len > qp->tx_max_frame - sizeof(struct ntb_payload_header)) {
  1569. if (qp->tx_handler)
  1570. qp->tx_handler(qp, qp->cb_data, NULL, -EIO);
  1571. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry,
  1572. &qp->tx_free_q);
  1573. return 0;
  1574. }
  1575. ntb_async_tx(qp, entry);
  1576. qp->tx_pkts++;
  1577. return 0;
  1578. }
  1579. static void ntb_send_link_down(struct ntb_transport_qp *qp)
  1580. {
  1581. struct pci_dev *pdev = qp->ndev->pdev;
  1582. struct ntb_queue_entry *entry;
  1583. int i, rc;
  1584. if (!qp->link_is_up)
  1585. return;
  1586. dev_info(&pdev->dev, "qp %d: Send Link Down\n", qp->qp_num);
  1587. for (i = 0; i < NTB_LINK_DOWN_TIMEOUT; i++) {
  1588. entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q);
  1589. if (entry)
  1590. break;
  1591. msleep(100);
  1592. }
  1593. if (!entry)
  1594. return;
  1595. entry->cb_data = NULL;
  1596. entry->buf = NULL;
  1597. entry->len = 0;
  1598. entry->flags = LINK_DOWN_FLAG;
  1599. rc = ntb_process_tx(qp, entry);
  1600. if (rc)
  1601. dev_err(&pdev->dev, "ntb: QP%d unable to send linkdown msg\n",
  1602. qp->qp_num);
  1603. ntb_qp_link_down_reset(qp);
  1604. }
  1605. static bool ntb_dma_filter_fn(struct dma_chan *chan, void *node)
  1606. {
  1607. return dev_to_node(&chan->dev->device) == (int)(unsigned long)node;
  1608. }
  1609. /**
  1610. * ntb_transport_create_queue - Create a new NTB transport layer queue
  1611. * @data: pointer for callback data
  1612. * @client_dev: &struct device pointer
  1613. * @handlers: pointer to various ntb queue (callback) handlers
  1614. *
  1615. * Create a new NTB transport layer queue and provide the queue with a callback
  1616. * routine for both transmit and receive. The receive callback routine will be
  1617. * used to pass up data when the transport has received it on the queue. The
  1618. * transmit callback routine will be called when the transport has completed the
  1619. * transmission of the data on the queue and the data is ready to be freed.
  1620. *
  1621. * RETURNS: pointer to newly created ntb_queue, NULL on error.
  1622. */
  1623. struct ntb_transport_qp *
  1624. ntb_transport_create_queue(void *data, struct device *client_dev,
  1625. const struct ntb_queue_handlers *handlers)
  1626. {
  1627. struct ntb_dev *ndev;
  1628. struct pci_dev *pdev;
  1629. struct ntb_transport_ctx *nt;
  1630. struct ntb_queue_entry *entry;
  1631. struct ntb_transport_qp *qp;
  1632. u64 qp_bit;
  1633. unsigned int free_queue;
  1634. dma_cap_mask_t dma_mask;
  1635. int node;
  1636. int i;
  1637. ndev = dev_ntb(client_dev->parent);
  1638. pdev = ndev->pdev;
  1639. nt = ndev->ctx;
  1640. node = dev_to_node(&ndev->dev);
  1641. free_queue = ffs(nt->qp_bitmap_free);
  1642. if (!free_queue)
  1643. goto err;
  1644. /* decrement free_queue to make it zero based */
  1645. free_queue--;
  1646. qp = &nt->qp_vec[free_queue];
  1647. qp_bit = BIT_ULL(qp->qp_num);
  1648. nt->qp_bitmap_free &= ~qp_bit;
  1649. qp->cb_data = data;
  1650. qp->rx_handler = handlers->rx_handler;
  1651. qp->tx_handler = handlers->tx_handler;
  1652. qp->event_handler = handlers->event_handler;
  1653. init_waitqueue_head(&qp->tx_offload_wq);
  1654. if (tx_memcpy_offload) {
  1655. qp->tx_offload_thread = kthread_run(ntb_tx_memcpy_kthread, qp,
  1656. "ntb-txcpy/%s/%u",
  1657. pci_name(ndev->pdev), qp->qp_num);
  1658. if (IS_ERR(qp->tx_offload_thread)) {
  1659. dev_warn(&nt->ndev->dev,
  1660. "tx memcpy offload thread creation failed: %ld; falling back to inline copy\n",
  1661. PTR_ERR(qp->tx_offload_thread));
  1662. qp->tx_offload_thread = NULL;
  1663. }
  1664. } else
  1665. qp->tx_offload_thread = NULL;
  1666. dma_cap_zero(dma_mask);
  1667. dma_cap_set(DMA_MEMCPY, dma_mask);
  1668. if (use_dma) {
  1669. qp->tx_dma_chan =
  1670. dma_request_channel(dma_mask, ntb_dma_filter_fn,
  1671. (void *)(unsigned long)node);
  1672. if (!qp->tx_dma_chan)
  1673. dev_info(&pdev->dev, "Unable to allocate TX DMA channel\n");
  1674. qp->rx_dma_chan =
  1675. dma_request_channel(dma_mask, ntb_dma_filter_fn,
  1676. (void *)(unsigned long)node);
  1677. if (!qp->rx_dma_chan)
  1678. dev_info(&pdev->dev, "Unable to allocate RX DMA channel\n");
  1679. } else {
  1680. qp->tx_dma_chan = NULL;
  1681. qp->rx_dma_chan = NULL;
  1682. }
  1683. qp->tx_mw_dma_addr = 0;
  1684. if (qp->tx_dma_chan) {
  1685. qp->tx_mw_dma_addr =
  1686. dma_map_resource(qp->tx_dma_chan->device->dev,
  1687. qp->tx_mw_phys, qp->tx_mw_size,
  1688. DMA_FROM_DEVICE, 0);
  1689. if (dma_mapping_error(qp->tx_dma_chan->device->dev,
  1690. qp->tx_mw_dma_addr)) {
  1691. qp->tx_mw_dma_addr = 0;
  1692. goto err1;
  1693. }
  1694. }
  1695. dev_dbg(&pdev->dev, "Using %s memcpy for TX\n",
  1696. qp->tx_dma_chan ? "DMA" : "CPU");
  1697. dev_dbg(&pdev->dev, "Using %s memcpy for RX\n",
  1698. qp->rx_dma_chan ? "DMA" : "CPU");
  1699. for (i = 0; i < NTB_QP_DEF_NUM_ENTRIES; i++) {
  1700. entry = kzalloc_node(sizeof(*entry), GFP_KERNEL, node);
  1701. if (!entry)
  1702. goto err1;
  1703. entry->qp = qp;
  1704. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry,
  1705. &qp->rx_free_q);
  1706. }
  1707. qp->rx_alloc_entry = NTB_QP_DEF_NUM_ENTRIES;
  1708. for (i = 0; i < qp->tx_max_entry; i++) {
  1709. entry = kzalloc_node(sizeof(*entry), GFP_KERNEL, node);
  1710. if (!entry)
  1711. goto err2;
  1712. entry->qp = qp;
  1713. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry,
  1714. &qp->tx_free_q);
  1715. }
  1716. ntb_db_clear(qp->ndev, qp_bit);
  1717. ntb_db_clear_mask(qp->ndev, qp_bit);
  1718. dev_info(&pdev->dev, "NTB Transport QP %d created\n", qp->qp_num);
  1719. return qp;
  1720. err2:
  1721. while ((entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q)))
  1722. kfree(entry);
  1723. err1:
  1724. qp->rx_alloc_entry = 0;
  1725. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_free_q)))
  1726. kfree(entry);
  1727. if (qp->tx_mw_dma_addr)
  1728. dma_unmap_resource(qp->tx_dma_chan->device->dev,
  1729. qp->tx_mw_dma_addr, qp->tx_mw_size,
  1730. DMA_FROM_DEVICE, 0);
  1731. if (qp->tx_dma_chan)
  1732. dma_release_channel(qp->tx_dma_chan);
  1733. if (qp->rx_dma_chan)
  1734. dma_release_channel(qp->rx_dma_chan);
  1735. nt->qp_bitmap_free |= qp_bit;
  1736. err:
  1737. return NULL;
  1738. }
  1739. EXPORT_SYMBOL_GPL(ntb_transport_create_queue);
  1740. /**
  1741. * ntb_transport_free_queue - Frees NTB transport queue
  1742. * @qp: NTB queue to be freed
  1743. *
  1744. * Frees NTB transport queue
  1745. */
  1746. void ntb_transport_free_queue(struct ntb_transport_qp *qp)
  1747. {
  1748. struct pci_dev *pdev;
  1749. struct ntb_queue_entry *entry;
  1750. u64 qp_bit;
  1751. if (!qp)
  1752. return;
  1753. pdev = qp->ndev->pdev;
  1754. qp->active = false;
  1755. if (qp->tx_offload_thread) {
  1756. kthread_stop(qp->tx_offload_thread);
  1757. qp->tx_offload_thread = NULL;
  1758. }
  1759. if (qp->tx_dma_chan) {
  1760. struct dma_chan *chan = qp->tx_dma_chan;
  1761. /* Putting the dma_chan to NULL will force any new traffic to be
  1762. * processed by the CPU instead of the DAM engine
  1763. */
  1764. qp->tx_dma_chan = NULL;
  1765. /* Try to be nice and wait for any queued DMA engine
  1766. * transactions to process before smashing it with a rock
  1767. */
  1768. dma_sync_wait(chan, qp->last_cookie);
  1769. dmaengine_terminate_all(chan);
  1770. dma_unmap_resource(chan->device->dev,
  1771. qp->tx_mw_dma_addr, qp->tx_mw_size,
  1772. DMA_FROM_DEVICE, 0);
  1773. dma_release_channel(chan);
  1774. }
  1775. if (qp->rx_dma_chan) {
  1776. struct dma_chan *chan = qp->rx_dma_chan;
  1777. /* Putting the dma_chan to NULL will force any new traffic to be
  1778. * processed by the CPU instead of the DAM engine
  1779. */
  1780. qp->rx_dma_chan = NULL;
  1781. /* Try to be nice and wait for any queued DMA engine
  1782. * transactions to process before smashing it with a rock
  1783. */
  1784. dma_sync_wait(chan, qp->last_cookie);
  1785. dmaengine_terminate_all(chan);
  1786. dma_release_channel(chan);
  1787. }
  1788. qp_bit = BIT_ULL(qp->qp_num);
  1789. ntb_db_set_mask(qp->ndev, qp_bit);
  1790. tasklet_kill(&qp->rxc_db_work);
  1791. cancel_delayed_work_sync(&qp->link_work);
  1792. qp->cb_data = NULL;
  1793. qp->rx_handler = NULL;
  1794. qp->tx_handler = NULL;
  1795. qp->event_handler = NULL;
  1796. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_free_q)))
  1797. kfree(entry);
  1798. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_pend_q))) {
  1799. dev_warn(&pdev->dev, "Freeing item from non-empty rx_pend_q\n");
  1800. kfree(entry);
  1801. }
  1802. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_post_q))) {
  1803. dev_warn(&pdev->dev, "Freeing item from non-empty rx_post_q\n");
  1804. kfree(entry);
  1805. }
  1806. while ((entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q)))
  1807. kfree(entry);
  1808. while ((entry = ntb_list_rm(&qp->ntb_tx_offl_q_lock, &qp->tx_offl_q)))
  1809. kfree(entry);
  1810. qp->transport->qp_bitmap_free |= qp_bit;
  1811. dev_info(&pdev->dev, "NTB Transport QP %d freed\n", qp->qp_num);
  1812. }
  1813. EXPORT_SYMBOL_GPL(ntb_transport_free_queue);
  1814. /**
  1815. * ntb_transport_rx_remove - Dequeues enqueued rx packet
  1816. * @qp: NTB queue to be freed
  1817. * @len: pointer to variable to write enqueued buffers length
  1818. *
  1819. * Dequeues unused buffers from receive queue. Should only be used during
  1820. * shutdown of qp.
  1821. *
  1822. * RETURNS: NULL error value on error, or void* for success.
  1823. */
  1824. void *ntb_transport_rx_remove(struct ntb_transport_qp *qp, unsigned int *len)
  1825. {
  1826. struct ntb_queue_entry *entry;
  1827. void *buf;
  1828. if (!qp || qp->client_ready)
  1829. return NULL;
  1830. entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_pend_q);
  1831. if (!entry)
  1832. return NULL;
  1833. buf = entry->cb_data;
  1834. *len = entry->len;
  1835. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry, &qp->rx_free_q);
  1836. return buf;
  1837. }
  1838. EXPORT_SYMBOL_GPL(ntb_transport_rx_remove);
  1839. /**
  1840. * ntb_transport_rx_enqueue - Enqueue a new NTB queue entry
  1841. * @qp: NTB transport layer queue the entry is to be enqueued on
  1842. * @cb: per buffer pointer for callback function to use
  1843. * @data: pointer to data buffer that incoming packets will be copied into
  1844. * @len: length of the data buffer
  1845. *
  1846. * Enqueue a new receive buffer onto the transport queue into which a NTB
  1847. * payload can be received into.
  1848. *
  1849. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  1850. */
  1851. int ntb_transport_rx_enqueue(struct ntb_transport_qp *qp, void *cb, void *data,
  1852. unsigned int len)
  1853. {
  1854. struct ntb_queue_entry *entry;
  1855. if (!qp)
  1856. return -EINVAL;
  1857. entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_free_q);
  1858. if (!entry)
  1859. return -ENOMEM;
  1860. entry->cb_data = cb;
  1861. entry->buf = data;
  1862. entry->len = len;
  1863. entry->flags = 0;
  1864. entry->errors = 0;
  1865. entry->rx_index = 0;
  1866. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry, &qp->rx_pend_q);
  1867. if (qp->active)
  1868. tasklet_schedule(&qp->rxc_db_work);
  1869. return 0;
  1870. }
  1871. EXPORT_SYMBOL_GPL(ntb_transport_rx_enqueue);
  1872. /**
  1873. * ntb_transport_tx_enqueue - Enqueue a new NTB queue entry
  1874. * @qp: NTB transport layer queue the entry is to be enqueued on
  1875. * @cb: per buffer pointer for callback function to use
  1876. * @data: pointer to data buffer that will be sent
  1877. * @len: length of the data buffer
  1878. *
  1879. * Enqueue a new transmit buffer onto the transport queue from which a NTB
  1880. * payload will be transmitted. This assumes that a lock is being held to
  1881. * serialize access to the qp.
  1882. *
  1883. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  1884. */
  1885. int ntb_transport_tx_enqueue(struct ntb_transport_qp *qp, void *cb, void *data,
  1886. unsigned int len)
  1887. {
  1888. struct ntb_queue_entry *entry;
  1889. int rc;
  1890. if (!qp || !len)
  1891. return -EINVAL;
  1892. /* If the qp link is down already, just ignore. */
  1893. if (!qp->link_is_up)
  1894. return 0;
  1895. entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q);
  1896. if (!entry) {
  1897. qp->tx_err_no_buf++;
  1898. return -EBUSY;
  1899. }
  1900. entry->cb_data = cb;
  1901. entry->buf = data;
  1902. entry->len = len;
  1903. entry->flags = 0;
  1904. entry->errors = 0;
  1905. entry->tx_index = 0;
  1906. rc = ntb_process_tx(qp, entry);
  1907. if (rc)
  1908. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry,
  1909. &qp->tx_free_q);
  1910. return rc;
  1911. }
  1912. EXPORT_SYMBOL_GPL(ntb_transport_tx_enqueue);
  1913. /**
  1914. * ntb_transport_link_up - Notify NTB transport of client readiness to use queue
  1915. * @qp: NTB transport layer queue to be enabled
  1916. *
  1917. * Notify NTB transport layer of client readiness to use queue
  1918. */
  1919. void ntb_transport_link_up(struct ntb_transport_qp *qp)
  1920. {
  1921. if (!qp)
  1922. return;
  1923. qp->client_ready = true;
  1924. if (qp->transport->link_is_up)
  1925. schedule_delayed_work(&qp->link_work, 0);
  1926. }
  1927. EXPORT_SYMBOL_GPL(ntb_transport_link_up);
  1928. /**
  1929. * ntb_transport_link_down - Notify NTB transport to no longer enqueue data
  1930. * @qp: NTB transport layer queue to be disabled
  1931. *
  1932. * Notify NTB transport layer of client's desire to no longer receive data on
  1933. * transport queue specified. It is the client's responsibility to ensure all
  1934. * entries on queue are purged or otherwise handled appropriately.
  1935. */
  1936. void ntb_transport_link_down(struct ntb_transport_qp *qp)
  1937. {
  1938. int val;
  1939. if (!qp)
  1940. return;
  1941. qp->client_ready = false;
  1942. val = ntb_spad_read(qp->ndev, QP_LINKS);
  1943. ntb_peer_spad_write(qp->ndev, PIDX, QP_LINKS, val & ~BIT(qp->qp_num));
  1944. if (qp->link_is_up)
  1945. ntb_send_link_down(qp);
  1946. else
  1947. cancel_delayed_work_sync(&qp->link_work);
  1948. }
  1949. EXPORT_SYMBOL_GPL(ntb_transport_link_down);
  1950. /**
  1951. * ntb_transport_link_query - Query transport link state
  1952. * @qp: NTB transport layer queue to be queried
  1953. *
  1954. * Query connectivity to the remote system of the NTB transport queue
  1955. *
  1956. * RETURNS: true for link up or false for link down
  1957. */
  1958. bool ntb_transport_link_query(struct ntb_transport_qp *qp)
  1959. {
  1960. if (!qp)
  1961. return false;
  1962. return qp->link_is_up;
  1963. }
  1964. EXPORT_SYMBOL_GPL(ntb_transport_link_query);
  1965. /**
  1966. * ntb_transport_qp_num - Query the qp number
  1967. * @qp: NTB transport layer queue to be queried
  1968. *
  1969. * Query qp number of the NTB transport queue
  1970. *
  1971. * RETURNS: a zero based number specifying the qp number
  1972. */
  1973. unsigned char ntb_transport_qp_num(struct ntb_transport_qp *qp)
  1974. {
  1975. if (!qp)
  1976. return 0;
  1977. return qp->qp_num;
  1978. }
  1979. EXPORT_SYMBOL_GPL(ntb_transport_qp_num);
  1980. /**
  1981. * ntb_transport_max_size - Query the max payload size of a qp
  1982. * @qp: NTB transport layer queue to be queried
  1983. *
  1984. * Query the maximum payload size permissible on the given qp
  1985. *
  1986. * RETURNS: the max payload size of a qp
  1987. */
  1988. unsigned int ntb_transport_max_size(struct ntb_transport_qp *qp)
  1989. {
  1990. unsigned int max_size;
  1991. unsigned int copy_align;
  1992. struct dma_chan *rx_chan, *tx_chan;
  1993. if (!qp)
  1994. return 0;
  1995. rx_chan = qp->rx_dma_chan;
  1996. tx_chan = qp->tx_dma_chan;
  1997. copy_align = max(rx_chan ? rx_chan->device->copy_align : 0,
  1998. tx_chan ? tx_chan->device->copy_align : 0);
  1999. /* If DMA engine usage is possible, try to find the max size for that */
  2000. max_size = qp->tx_max_frame - sizeof(struct ntb_payload_header);
  2001. max_size = round_down(max_size, 1 << copy_align);
  2002. return max_size;
  2003. }
  2004. EXPORT_SYMBOL_GPL(ntb_transport_max_size);
  2005. unsigned int ntb_transport_tx_free_entry(struct ntb_transport_qp *qp)
  2006. {
  2007. unsigned int head = qp->tx_index;
  2008. unsigned int tail = qp->remote_rx_info->entry;
  2009. return tail >= head ? tail - head : qp->tx_max_entry + tail - head;
  2010. }
  2011. EXPORT_SYMBOL_GPL(ntb_transport_tx_free_entry);
  2012. static void ntb_transport_doorbell_callback(void *data, int vector)
  2013. {
  2014. struct ntb_transport_ctx *nt = data;
  2015. struct ntb_transport_qp *qp;
  2016. u64 db_bits;
  2017. unsigned int qp_num;
  2018. if (ntb_db_read(nt->ndev) & nt->msi_db_mask) {
  2019. ntb_transport_msi_peer_desc_changed(nt);
  2020. ntb_db_clear(nt->ndev, nt->msi_db_mask);
  2021. }
  2022. db_bits = (nt->qp_bitmap & ~nt->qp_bitmap_free &
  2023. ntb_db_vector_mask(nt->ndev, vector));
  2024. while (db_bits) {
  2025. qp_num = __ffs(db_bits);
  2026. qp = &nt->qp_vec[qp_num];
  2027. if (qp->active)
  2028. tasklet_schedule(&qp->rxc_db_work);
  2029. db_bits &= ~BIT_ULL(qp_num);
  2030. }
  2031. }
  2032. static const struct ntb_ctx_ops ntb_transport_ops = {
  2033. .link_event = ntb_transport_event_callback,
  2034. .db_event = ntb_transport_doorbell_callback,
  2035. };
  2036. static struct ntb_client ntb_transport_client = {
  2037. .ops = {
  2038. .probe = ntb_transport_probe,
  2039. .remove = ntb_transport_free,
  2040. },
  2041. };
  2042. static int __init ntb_transport_init(void)
  2043. {
  2044. int rc;
  2045. pr_info("%s, version %s\n", NTB_TRANSPORT_DESC, NTB_TRANSPORT_VER);
  2046. if (debugfs_initialized())
  2047. nt_debugfs_dir = debugfs_create_dir(KBUILD_MODNAME, NULL);
  2048. rc = bus_register(&ntb_transport_bus);
  2049. if (rc)
  2050. goto err_bus;
  2051. rc = ntb_register_client(&ntb_transport_client);
  2052. if (rc)
  2053. goto err_client;
  2054. return 0;
  2055. err_client:
  2056. bus_unregister(&ntb_transport_bus);
  2057. err_bus:
  2058. debugfs_remove_recursive(nt_debugfs_dir);
  2059. return rc;
  2060. }
  2061. module_init(ntb_transport_init);
  2062. static void __exit ntb_transport_exit(void)
  2063. {
  2064. ntb_unregister_client(&ntb_transport_client);
  2065. bus_unregister(&ntb_transport_bus);
  2066. debugfs_remove_recursive(nt_debugfs_dir);
  2067. }
  2068. module_exit(ntb_transport_exit);