sdio_txrx.c 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390
  1. // SPDX-License-Identifier: BSD-3-Clause-Clear
  2. /* Copyright (C) 2020 MediaTek Inc.
  3. *
  4. * Author: Felix Fietkau <nbd@nbd.name>
  5. * Lorenzo Bianconi <lorenzo@kernel.org>
  6. * Sean Wang <sean.wang@mediatek.com>
  7. */
  8. #include <linux/kernel.h>
  9. #include <linux/iopoll.h>
  10. #include <linux/module.h>
  11. #include <linux/mmc/host.h>
  12. #include <linux/mmc/sdio_ids.h>
  13. #include <linux/mmc/sdio_func.h>
  14. #include "trace.h"
  15. #include "sdio.h"
  16. #include "mt76.h"
  17. static int mt76s_refill_sched_quota(struct mt76_dev *dev, u32 *data)
  18. {
  19. u32 ple_ac_data_quota[] = {
  20. FIELD_GET(TXQ_CNT_L, data[4]), /* VO */
  21. FIELD_GET(TXQ_CNT_H, data[3]), /* VI */
  22. FIELD_GET(TXQ_CNT_L, data[3]), /* BE */
  23. FIELD_GET(TXQ_CNT_H, data[2]), /* BK */
  24. };
  25. u32 pse_ac_data_quota[] = {
  26. FIELD_GET(TXQ_CNT_H, data[1]), /* VO */
  27. FIELD_GET(TXQ_CNT_L, data[1]), /* VI */
  28. FIELD_GET(TXQ_CNT_H, data[0]), /* BE */
  29. FIELD_GET(TXQ_CNT_L, data[0]), /* BK */
  30. };
  31. u32 pse_mcu_quota = FIELD_GET(TXQ_CNT_L, data[2]);
  32. u32 pse_data_quota = 0, ple_data_quota = 0;
  33. struct mt76_sdio *sdio = &dev->sdio;
  34. int i;
  35. for (i = 0; i < ARRAY_SIZE(pse_ac_data_quota); i++) {
  36. pse_data_quota += pse_ac_data_quota[i];
  37. ple_data_quota += ple_ac_data_quota[i];
  38. }
  39. if (!pse_data_quota && !ple_data_quota && !pse_mcu_quota)
  40. return 0;
  41. sdio->sched.pse_mcu_quota += pse_mcu_quota;
  42. if (sdio->pse_mcu_quota_max &&
  43. sdio->sched.pse_mcu_quota > sdio->pse_mcu_quota_max) {
  44. sdio->sched.pse_mcu_quota = sdio->pse_mcu_quota_max;
  45. }
  46. sdio->sched.pse_data_quota += pse_data_quota;
  47. sdio->sched.ple_data_quota += ple_data_quota;
  48. return pse_data_quota + ple_data_quota + pse_mcu_quota;
  49. }
  50. static struct sk_buff *
  51. mt76s_build_rx_skb(void *data, int data_len, int buf_len)
  52. {
  53. int len = min_t(int, data_len, MT_SKB_HEAD_LEN);
  54. struct sk_buff *skb;
  55. skb = alloc_skb(len, GFP_KERNEL);
  56. if (!skb)
  57. return NULL;
  58. skb_put_data(skb, data, len);
  59. if (data_len > len) {
  60. struct page *page;
  61. data += len;
  62. page = virt_to_head_page(data);
  63. skb_add_rx_frag(skb, skb_shinfo(skb)->nr_frags,
  64. page, data - page_address(page),
  65. data_len - len, buf_len);
  66. get_page(page);
  67. }
  68. return skb;
  69. }
  70. static int
  71. mt76s_rx_run_queue(struct mt76_dev *dev, enum mt76_rxq_id qid,
  72. struct mt76s_intr *intr)
  73. {
  74. struct mt76_queue *q = &dev->q_rx[qid];
  75. struct mt76_sdio *sdio = &dev->sdio;
  76. int len = 0, err, i;
  77. struct page *page;
  78. u8 *buf, *end;
  79. for (i = 0; i < intr->rx.num[qid]; i++)
  80. len += round_up(intr->rx.len[qid][i] + 4, 4);
  81. if (!len)
  82. return 0;
  83. if (len > sdio->func->cur_blksize)
  84. len = roundup(len, sdio->func->cur_blksize);
  85. page = __dev_alloc_pages(GFP_KERNEL, get_order(len));
  86. if (!page)
  87. return -ENOMEM;
  88. buf = page_address(page);
  89. sdio_claim_host(sdio->func);
  90. err = sdio_readsb(sdio->func, buf, MCR_WRDR(qid), len);
  91. sdio_release_host(sdio->func);
  92. if (err < 0) {
  93. dev_err(dev->dev, "sdio read data failed:%d\n", err);
  94. atomic_set(&dev->bus_hung, true);
  95. put_page(page);
  96. return err;
  97. }
  98. end = buf + len;
  99. i = 0;
  100. while (i < intr->rx.num[qid] && buf < end) {
  101. int index = (q->head + i) % q->ndesc;
  102. struct mt76_queue_entry *e = &q->entry[index];
  103. __le32 *rxd = (__le32 *)buf;
  104. /* parse rxd to get the actual packet length */
  105. len = le32_get_bits(rxd[0], GENMASK(15, 0));
  106. /* Optimized path for TXS */
  107. if (!dev->drv->rx_check || dev->drv->rx_check(dev, buf, len)) {
  108. e->skb = mt76s_build_rx_skb(buf, len,
  109. round_up(len + 4, 4));
  110. if (!e->skb)
  111. break;
  112. if (q->queued + i + 1 == q->ndesc)
  113. break;
  114. i++;
  115. }
  116. buf += round_up(len + 4, 4);
  117. }
  118. put_page(page);
  119. spin_lock_bh(&q->lock);
  120. q->head = (q->head + i) % q->ndesc;
  121. q->queued += i;
  122. spin_unlock_bh(&q->lock);
  123. return i;
  124. }
  125. static int mt76s_rx_handler(struct mt76_dev *dev)
  126. {
  127. struct mt76_sdio *sdio = &dev->sdio;
  128. struct mt76s_intr intr;
  129. int nframes = 0, ret;
  130. ret = sdio->parse_irq(dev, &intr);
  131. if (ret)
  132. return ret;
  133. trace_dev_irq(dev, intr.isr, 0);
  134. if (intr.isr & WHIER_RX0_DONE_INT_EN) {
  135. ret = mt76s_rx_run_queue(dev, 0, &intr);
  136. if (ret > 0) {
  137. mt76_worker_schedule(&sdio->net_worker);
  138. nframes += ret;
  139. }
  140. }
  141. if (intr.isr & WHIER_RX1_DONE_INT_EN) {
  142. ret = mt76s_rx_run_queue(dev, 1, &intr);
  143. if (ret > 0) {
  144. mt76_worker_schedule(&sdio->net_worker);
  145. nframes += ret;
  146. }
  147. }
  148. nframes += !!mt76s_refill_sched_quota(dev, intr.tx.wtqcr);
  149. return nframes;
  150. }
  151. static int
  152. mt76s_tx_pick_quota(struct mt76_sdio *sdio, bool mcu, int buf_sz,
  153. int *pse_size, int *ple_size)
  154. {
  155. int pse_sz;
  156. pse_sz = DIV_ROUND_UP(buf_sz + sdio->sched.deficit,
  157. sdio->sched.pse_page_size);
  158. if (mcu && sdio->hw_ver == MT76_CONNAC2_SDIO)
  159. pse_sz = 1;
  160. if (mcu) {
  161. if (sdio->sched.pse_mcu_quota < *pse_size + pse_sz)
  162. return -EBUSY;
  163. } else {
  164. if (sdio->sched.pse_data_quota < *pse_size + pse_sz ||
  165. sdio->sched.ple_data_quota < *ple_size + 1)
  166. return -EBUSY;
  167. *ple_size = *ple_size + 1;
  168. }
  169. *pse_size = *pse_size + pse_sz;
  170. return 0;
  171. }
  172. static void
  173. mt76s_tx_update_quota(struct mt76_sdio *sdio, bool mcu, int pse_size,
  174. int ple_size)
  175. {
  176. if (mcu) {
  177. sdio->sched.pse_mcu_quota -= pse_size;
  178. } else {
  179. sdio->sched.pse_data_quota -= pse_size;
  180. sdio->sched.ple_data_quota -= ple_size;
  181. }
  182. }
  183. static int __mt76s_xmit_queue(struct mt76_dev *dev, u8 *data, int len)
  184. {
  185. struct mt76_sdio *sdio = &dev->sdio;
  186. int err;
  187. if (len > sdio->func->cur_blksize)
  188. len = roundup(len, sdio->func->cur_blksize);
  189. sdio_claim_host(sdio->func);
  190. err = sdio_writesb(sdio->func, MCR_WTDR1, data, len);
  191. sdio_release_host(sdio->func);
  192. if (err) {
  193. dev_err(dev->dev, "sdio write failed: %d\n", err);
  194. atomic_set(&dev->bus_hung, true);
  195. }
  196. return err;
  197. }
  198. static int mt76s_tx_run_queue(struct mt76_dev *dev, struct mt76_queue *q)
  199. {
  200. int err, nframes = 0, len = 0, pse_sz = 0, ple_sz = 0;
  201. bool mcu = q == dev->q_mcu[MT_MCUQ_WM];
  202. struct mt76_sdio *sdio = &dev->sdio;
  203. u8 pad;
  204. while (q->first != q->head) {
  205. struct mt76_queue_entry *e = &q->entry[q->first];
  206. struct sk_buff *iter;
  207. smp_rmb();
  208. if (test_bit(MT76_MCU_RESET, &dev->phy.state))
  209. goto next;
  210. if (!test_bit(MT76_STATE_MCU_RUNNING, &dev->phy.state)) {
  211. __skb_put_zero(e->skb, 4);
  212. err = __skb_grow(e->skb, roundup(e->skb->len,
  213. sdio->func->cur_blksize));
  214. if (err)
  215. return err;
  216. err = __mt76s_xmit_queue(dev, e->skb->data,
  217. e->skb->len);
  218. if (err)
  219. return err;
  220. goto next;
  221. }
  222. pad = roundup(e->skb->len, 4) - e->skb->len;
  223. if (len + e->skb->len + pad + 4 > dev->sdio.xmit_buf_sz)
  224. break;
  225. if (mt76s_tx_pick_quota(sdio, mcu, e->buf_sz, &pse_sz,
  226. &ple_sz))
  227. break;
  228. memcpy(sdio->xmit_buf + len, e->skb->data, skb_headlen(e->skb));
  229. len += skb_headlen(e->skb);
  230. nframes++;
  231. skb_walk_frags(e->skb, iter) {
  232. memcpy(sdio->xmit_buf + len, iter->data, iter->len);
  233. len += iter->len;
  234. nframes++;
  235. }
  236. if (unlikely(pad)) {
  237. memset(sdio->xmit_buf + len, 0, pad);
  238. len += pad;
  239. }
  240. next:
  241. q->first = (q->first + 1) % q->ndesc;
  242. e->done = true;
  243. }
  244. if (nframes) {
  245. memset(sdio->xmit_buf + len, 0, 4);
  246. err = __mt76s_xmit_queue(dev, sdio->xmit_buf, len + 4);
  247. if (err)
  248. return err;
  249. }
  250. mt76s_tx_update_quota(sdio, mcu, pse_sz, ple_sz);
  251. mt76_worker_schedule(&sdio->status_worker);
  252. return nframes;
  253. }
  254. void mt76s_txrx_worker(struct mt76_sdio *sdio)
  255. {
  256. struct mt76_dev *dev = container_of(sdio, struct mt76_dev, sdio);
  257. int i, nframes, ret;
  258. /* disable interrupt */
  259. sdio_claim_host(sdio->func);
  260. sdio_writel(sdio->func, WHLPCR_INT_EN_CLR, MCR_WHLPCR, NULL);
  261. sdio_release_host(sdio->func);
  262. do {
  263. nframes = 0;
  264. /* tx */
  265. for (i = 0; i <= MT_TXQ_PSD; i++) {
  266. ret = mt76s_tx_run_queue(dev, dev->phy.q_tx[i]);
  267. if (ret > 0)
  268. nframes += ret;
  269. }
  270. ret = mt76s_tx_run_queue(dev, dev->q_mcu[MT_MCUQ_WM]);
  271. if (ret > 0)
  272. nframes += ret;
  273. /* rx */
  274. ret = mt76s_rx_handler(dev);
  275. if (ret > 0)
  276. nframes += ret;
  277. if (test_bit(MT76_MCU_RESET, &dev->phy.state) ||
  278. test_bit(MT76_STATE_SUSPEND, &dev->phy.state)) {
  279. if (!mt76s_txqs_empty(dev))
  280. continue;
  281. else
  282. wake_up(&sdio->wait);
  283. }
  284. } while (nframes > 0);
  285. /* enable interrupt */
  286. sdio_claim_host(sdio->func);
  287. sdio_writel(sdio->func, WHLPCR_INT_EN_SET, MCR_WHLPCR, NULL);
  288. sdio_release_host(sdio->func);
  289. }
  290. EXPORT_SYMBOL_GPL(mt76s_txrx_worker);
  291. void mt76s_sdio_irq(struct sdio_func *func)
  292. {
  293. struct mt76_dev *dev = sdio_get_drvdata(func);
  294. struct mt76_sdio *sdio = &dev->sdio;
  295. if (!test_bit(MT76_STATE_INITIALIZED, &dev->phy.state) ||
  296. test_bit(MT76_MCU_RESET, &dev->phy.state))
  297. return;
  298. sdio_writel(sdio->func, WHLPCR_INT_EN_CLR, MCR_WHLPCR, NULL);
  299. mt76_worker_schedule(&sdio->txrx_worker);
  300. }
  301. EXPORT_SYMBOL_GPL(mt76s_sdio_irq);
  302. bool mt76s_txqs_empty(struct mt76_dev *dev)
  303. {
  304. struct mt76_queue *q;
  305. int i;
  306. for (i = 0; i <= MT_TXQ_PSD + 1; i++) {
  307. if (i <= MT_TXQ_PSD)
  308. q = dev->phy.q_tx[i];
  309. else
  310. q = dev->q_mcu[MT_MCUQ_WM];
  311. if (q->first != q->head)
  312. return false;
  313. }
  314. return true;
  315. }
  316. EXPORT_SYMBOL_GPL(mt76s_txqs_empty);