pci_mcu.c 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. // SPDX-License-Identifier: BSD-3-Clause-Clear
  2. /* Copyright (C) 2021 MediaTek Inc. */
  3. #include "mt7921.h"
  4. #include "mcu.h"
  5. int mt7921e_driver_own(struct mt792x_dev *dev)
  6. {
  7. u32 reg = mt7921_reg_map_l1(dev, MT_TOP_LPCR_HOST_BAND0);
  8. mt76_wr(dev, reg, MT_TOP_LPCR_HOST_DRV_OWN);
  9. if (!mt76_poll_msec(dev, reg, MT_TOP_LPCR_HOST_FW_OWN,
  10. 0, 500)) {
  11. dev_err(dev->mt76.dev, "Timeout for driver own\n");
  12. return -EIO;
  13. }
  14. return 0;
  15. }
  16. static int
  17. mt7921_mcu_send_message(struct mt76_dev *mdev, struct sk_buff *skb,
  18. int cmd, int *seq)
  19. {
  20. struct mt792x_dev *dev = container_of(mdev, struct mt792x_dev, mt76);
  21. enum mt76_mcuq_id txq = MT_MCUQ_WM;
  22. int ret;
  23. ret = mt76_connac2_mcu_fill_message(mdev, skb, cmd, seq);
  24. if (ret)
  25. return ret;
  26. mdev->mcu.timeout = 3 * HZ;
  27. if (cmd == MCU_CMD(FW_SCATTER))
  28. txq = MT_MCUQ_FWDL;
  29. return mt76_tx_queue_skb_raw(dev, mdev->q_mcu[txq], skb, 0);
  30. }
  31. int mt7921e_mcu_init(struct mt792x_dev *dev)
  32. {
  33. static const struct mt76_mcu_ops mt7921_mcu_ops = {
  34. .headroom = sizeof(struct mt76_connac2_mcu_txd),
  35. .mcu_skb_send_msg = mt7921_mcu_send_message,
  36. .mcu_parse_response = mt7921_mcu_parse_response,
  37. };
  38. int err;
  39. dev->mt76.mcu_ops = &mt7921_mcu_ops;
  40. err = mt7921e_driver_own(dev);
  41. if (err)
  42. return err;
  43. mt76_rmw_field(dev, MT_PCIE_MAC_PM, MT_PCIE_MAC_PM_L0S_DIS, 1);
  44. err = mt7921_run_firmware(dev);
  45. mt76_queue_tx_cleanup(dev, dev->mt76.q_mcu[MT_MCUQ_FWDL], false);
  46. return err;
  47. }