renesas_sdhi.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Renesas Mobile SDHI
  4. *
  5. * Copyright (C) 2017 Horms Solutions Ltd., Simon Horman
  6. * Copyright (C) 2017-19 Renesas Electronics Corporation
  7. */
  8. #ifndef RENESAS_SDHI_H
  9. #define RENESAS_SDHI_H
  10. #include <linux/device.h>
  11. #include <linux/dmaengine.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/workqueue.h>
  14. #include "tmio_mmc.h"
  15. struct renesas_sdhi_scc {
  16. unsigned long clk_rate; /* clock rate for SDR104 */
  17. u32 tap; /* sampling clock position for SDR104/HS400 (8 TAP) */
  18. u32 tap_hs400_4tap; /* sampling clock position for HS400 (4 TAP) */
  19. };
  20. #define SDHI_FLAG_NEED_CLKH_FALLBACK BIT(0)
  21. struct renesas_sdhi_of_data {
  22. unsigned long tmio_flags;
  23. u32 tmio_ocr_mask;
  24. unsigned long capabilities;
  25. unsigned long capabilities2;
  26. enum dma_slave_buswidth dma_buswidth;
  27. dma_addr_t dma_rx_offset;
  28. unsigned int bus_shift;
  29. int scc_offset;
  30. struct renesas_sdhi_scc *taps;
  31. int taps_num;
  32. unsigned int max_blk_count;
  33. unsigned short max_segs;
  34. unsigned long sdhi_flags;
  35. };
  36. #define SDHI_CALIB_TABLE_MAX 32
  37. #define sdhi_has_quirk(p, q) ((p)->quirks && (p)->quirks->q)
  38. struct renesas_sdhi_quirks {
  39. bool hs400_disabled;
  40. bool hs400_4taps;
  41. bool fixed_addr_mode;
  42. bool dma_one_rx_only;
  43. bool manual_tap_correction;
  44. bool old_info1_layout;
  45. u32 hs400_bad_taps;
  46. const u8 (*hs400_calib_table)[SDHI_CALIB_TABLE_MAX];
  47. };
  48. struct renesas_sdhi_of_data_with_quirks {
  49. const struct renesas_sdhi_of_data *of_data;
  50. const struct renesas_sdhi_quirks *quirks;
  51. };
  52. /* We want both end_flags to be set before we mark DMA as finished */
  53. #define SDHI_DMA_END_FLAG_DMA 0
  54. #define SDHI_DMA_END_FLAG_ACCESS 1
  55. struct renesas_sdhi_dma {
  56. unsigned long end_flags;
  57. enum dma_slave_buswidth dma_buswidth;
  58. dma_filter_fn filter;
  59. void (*enable)(struct tmio_mmc_host *host, bool enable);
  60. struct completion dma_dataend;
  61. struct work_struct dma_complete;
  62. };
  63. struct renesas_sdhi {
  64. struct clk *clk;
  65. struct clk *clkh;
  66. struct clk *clk_cd;
  67. struct tmio_mmc_data mmc_data;
  68. struct renesas_sdhi_dma dma_priv;
  69. const struct renesas_sdhi_quirks *quirks;
  70. struct pinctrl *pinctrl;
  71. struct pinctrl_state *pins_default, *pins_uhs;
  72. void __iomem *scc_ctl;
  73. u32 scc_tappos;
  74. u32 scc_tappos_hs400;
  75. const u8 *adjust_hs400_calib_table;
  76. bool needs_adjust_hs400;
  77. bool card_is_sdio;
  78. /* Tuning values: 1 for success, 0 for failure */
  79. DECLARE_BITMAP(taps, BITS_PER_LONG);
  80. /* Sampling data comparison: 1 for match, 0 for mismatch */
  81. DECLARE_BITMAP(smpcmp, BITS_PER_LONG);
  82. unsigned int tap_num;
  83. unsigned int tap_set;
  84. struct reset_control *rstc;
  85. struct tmio_mmc_host *host;
  86. struct regulator_dev *rdev;
  87. };
  88. #define host_to_priv(host) \
  89. container_of((host)->pdata, struct renesas_sdhi, mmc_data)
  90. int renesas_sdhi_probe(struct platform_device *pdev,
  91. const struct tmio_mmc_dma_ops *dma_ops,
  92. const struct renesas_sdhi_of_data *of_data,
  93. const struct renesas_sdhi_quirks *quirks);
  94. void renesas_sdhi_remove(struct platform_device *pdev);
  95. int renesas_sdhi_suspend(struct device *dev);
  96. int renesas_sdhi_resume(struct device *dev);
  97. #endif