tv8532.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Quickcam cameras initialization data
  4. *
  5. * V4L2 by Jean-Francois Moine <http://moinejf.free.fr>
  6. */
  7. #define MODULE_NAME "tv8532"
  8. #include "gspca.h"
  9. MODULE_AUTHOR("Michel Xhaard <mxhaard@users.sourceforge.net>");
  10. MODULE_DESCRIPTION("TV8532 USB Camera Driver");
  11. MODULE_LICENSE("GPL");
  12. /* specific webcam descriptor */
  13. struct sd {
  14. struct gspca_dev gspca_dev; /* !! must be the first item */
  15. __u8 packet;
  16. };
  17. static const struct v4l2_pix_format sif_mode[] = {
  18. {176, 144, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
  19. .bytesperline = 176,
  20. .sizeimage = 176 * 144,
  21. .colorspace = V4L2_COLORSPACE_SRGB,
  22. .priv = 1},
  23. {352, 288, V4L2_PIX_FMT_SBGGR8, V4L2_FIELD_NONE,
  24. .bytesperline = 352,
  25. .sizeimage = 352 * 288,
  26. .colorspace = V4L2_COLORSPACE_SRGB,
  27. .priv = 0},
  28. };
  29. /* TV-8532A (ICM532A) registers (LE) */
  30. #define R00_PART_CONTROL 0x00
  31. #define LATENT_CHANGE 0x80
  32. #define EXPO_CHANGE 0x04
  33. #define R01_TIMING_CONTROL_LOW 0x01
  34. #define CMD_EEprom_Open 0x30
  35. #define CMD_EEprom_Close 0x29
  36. #define R03_TABLE_ADDR 0x03
  37. #define R04_WTRAM_DATA_L 0x04
  38. #define R05_WTRAM_DATA_M 0x05
  39. #define R06_WTRAM_DATA_H 0x06
  40. #define R07_TABLE_LEN 0x07
  41. #define R08_RAM_WRITE_ACTION 0x08
  42. #define R0C_AD_WIDTHL 0x0c
  43. #define R0D_AD_WIDTHH 0x0d
  44. #define R0E_AD_HEIGHTL 0x0e
  45. #define R0F_AD_HEIGHTH 0x0f
  46. #define R10_AD_COL_BEGINL 0x10
  47. #define R11_AD_COL_BEGINH 0x11
  48. #define MIRROR 0x04 /* [10] */
  49. #define R14_AD_ROW_BEGINL 0x14
  50. #define R15_AD_ROWBEGINH 0x15
  51. #define R1C_AD_EXPOSE_TIMEL 0x1c
  52. #define R20_GAIN_G1L 0x20
  53. #define R21_GAIN_G1H 0x21
  54. #define R22_GAIN_RL 0x22
  55. #define R23_GAIN_RH 0x23
  56. #define R24_GAIN_BL 0x24
  57. #define R25_GAIN_BH 0x25
  58. #define R26_GAIN_G2L 0x26
  59. #define R27_GAIN_G2H 0x27
  60. #define R28_QUANT 0x28
  61. #define R29_LINE 0x29
  62. #define R2C_POLARITY 0x2c
  63. #define R2D_POINT 0x2d
  64. #define R2E_POINTH 0x2e
  65. #define R2F_POINTB 0x2f
  66. #define R30_POINTBH 0x30
  67. #define R31_UPD 0x31
  68. #define R2A_HIGH_BUDGET 0x2a
  69. #define R2B_LOW_BUDGET 0x2b
  70. #define R34_VID 0x34
  71. #define R35_VIDH 0x35
  72. #define R36_PID 0x36
  73. #define R37_PIDH 0x37
  74. #define R39_Test1 0x39 /* GPIO */
  75. #define R3B_Test3 0x3b /* GPIO */
  76. #define R83_AD_IDH 0x83
  77. #define R91_AD_SLOPEREG 0x91
  78. #define R94_AD_BITCONTROL 0x94
  79. static const u8 eeprom_data[][3] = {
  80. /* dataH dataM dataL */
  81. {0x01, 0x00, 0x01},
  82. {0x01, 0x80, 0x11},
  83. {0x05, 0x00, 0x14},
  84. {0x05, 0x00, 0x1c},
  85. {0x0d, 0x00, 0x1e},
  86. {0x05, 0x00, 0x1f},
  87. {0x05, 0x05, 0x19},
  88. {0x05, 0x01, 0x1b},
  89. {0x05, 0x09, 0x1e},
  90. {0x0d, 0x89, 0x2e},
  91. {0x05, 0x89, 0x2f},
  92. {0x05, 0x0d, 0xd9},
  93. {0x05, 0x09, 0xf1},
  94. };
  95. /* write 1 byte */
  96. static void reg_w1(struct gspca_dev *gspca_dev,
  97. __u16 index, __u8 value)
  98. {
  99. gspca_dev->usb_buf[0] = value;
  100. usb_control_msg(gspca_dev->dev,
  101. usb_sndctrlpipe(gspca_dev->dev, 0),
  102. 0x02,
  103. USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  104. 0, /* value */
  105. index, gspca_dev->usb_buf, 1, 500);
  106. }
  107. /* write 2 bytes */
  108. static void reg_w2(struct gspca_dev *gspca_dev,
  109. u16 index, u16 value)
  110. {
  111. gspca_dev->usb_buf[0] = value;
  112. gspca_dev->usb_buf[1] = value >> 8;
  113. usb_control_msg(gspca_dev->dev,
  114. usb_sndctrlpipe(gspca_dev->dev, 0),
  115. 0x02,
  116. USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
  117. 0, /* value */
  118. index, gspca_dev->usb_buf, 2, 500);
  119. }
  120. static void tv_8532WriteEEprom(struct gspca_dev *gspca_dev)
  121. {
  122. int i;
  123. reg_w1(gspca_dev, R01_TIMING_CONTROL_LOW, CMD_EEprom_Open);
  124. for (i = 0; i < ARRAY_SIZE(eeprom_data); i++) {
  125. reg_w1(gspca_dev, R03_TABLE_ADDR, i);
  126. reg_w1(gspca_dev, R04_WTRAM_DATA_L, eeprom_data[i][2]);
  127. reg_w1(gspca_dev, R05_WTRAM_DATA_M, eeprom_data[i][1]);
  128. reg_w1(gspca_dev, R06_WTRAM_DATA_H, eeprom_data[i][0]);
  129. reg_w1(gspca_dev, R08_RAM_WRITE_ACTION, 0);
  130. }
  131. reg_w1(gspca_dev, R07_TABLE_LEN, i);
  132. reg_w1(gspca_dev, R01_TIMING_CONTROL_LOW, CMD_EEprom_Close);
  133. }
  134. /* this function is called at probe time */
  135. static int sd_config(struct gspca_dev *gspca_dev,
  136. const struct usb_device_id *id)
  137. {
  138. struct cam *cam;
  139. cam = &gspca_dev->cam;
  140. cam->cam_mode = sif_mode;
  141. cam->nmodes = ARRAY_SIZE(sif_mode);
  142. return 0;
  143. }
  144. static void tv_8532_setReg(struct gspca_dev *gspca_dev)
  145. {
  146. reg_w1(gspca_dev, R3B_Test3, 0x0a); /* Test0Sel = 10 */
  147. /******************************************************/
  148. reg_w1(gspca_dev, R0E_AD_HEIGHTL, 0x90);
  149. reg_w1(gspca_dev, R0F_AD_HEIGHTH, 0x01);
  150. reg_w2(gspca_dev, R1C_AD_EXPOSE_TIMEL, 0x018f);
  151. reg_w1(gspca_dev, R10_AD_COL_BEGINL, 0x44);
  152. /* begin active line */
  153. reg_w1(gspca_dev, R11_AD_COL_BEGINH, 0x00);
  154. /* mirror and digital gain */
  155. reg_w1(gspca_dev, R14_AD_ROW_BEGINL, 0x0a);
  156. reg_w1(gspca_dev, R94_AD_BITCONTROL, 0x02);
  157. reg_w1(gspca_dev, R91_AD_SLOPEREG, 0x00);
  158. reg_w1(gspca_dev, R00_PART_CONTROL, LATENT_CHANGE | EXPO_CHANGE);
  159. /* = 0x84 */
  160. }
  161. /* this function is called at probe and resume time */
  162. static int sd_init(struct gspca_dev *gspca_dev)
  163. {
  164. tv_8532WriteEEprom(gspca_dev);
  165. return 0;
  166. }
  167. static void setexposure(struct gspca_dev *gspca_dev, s32 val)
  168. {
  169. reg_w2(gspca_dev, R1C_AD_EXPOSE_TIMEL, val);
  170. reg_w1(gspca_dev, R00_PART_CONTROL, LATENT_CHANGE | EXPO_CHANGE);
  171. /* 0x84 */
  172. }
  173. static void setgain(struct gspca_dev *gspca_dev, s32 val)
  174. {
  175. reg_w2(gspca_dev, R20_GAIN_G1L, val);
  176. reg_w2(gspca_dev, R22_GAIN_RL, val);
  177. reg_w2(gspca_dev, R24_GAIN_BL, val);
  178. reg_w2(gspca_dev, R26_GAIN_G2L, val);
  179. }
  180. /* -- start the camera -- */
  181. static int sd_start(struct gspca_dev *gspca_dev)
  182. {
  183. struct sd *sd = (struct sd *) gspca_dev;
  184. reg_w1(gspca_dev, R0C_AD_WIDTHL, 0xe8); /* 0x20; 0x0c */
  185. reg_w1(gspca_dev, R0D_AD_WIDTHH, 0x03);
  186. /************************************************/
  187. reg_w1(gspca_dev, R28_QUANT, 0x90);
  188. /* 0x72 compressed mode 0x28 */
  189. if (gspca_dev->cam.cam_mode[(int) gspca_dev->curr_mode].priv) {
  190. /* 176x144 */
  191. reg_w1(gspca_dev, R29_LINE, 0x41);
  192. /* CIF - 2 lines/packet */
  193. } else {
  194. /* 352x288 */
  195. reg_w1(gspca_dev, R29_LINE, 0x81);
  196. /* CIF - 2 lines/packet */
  197. }
  198. /************************************************/
  199. reg_w1(gspca_dev, R2C_POLARITY, 0x10); /* slow clock */
  200. reg_w1(gspca_dev, R2D_POINT, 0x14);
  201. reg_w1(gspca_dev, R2E_POINTH, 0x01);
  202. reg_w1(gspca_dev, R2F_POINTB, 0x12);
  203. reg_w1(gspca_dev, R30_POINTBH, 0x01);
  204. tv_8532_setReg(gspca_dev);
  205. /************************************************/
  206. reg_w1(gspca_dev, R31_UPD, 0x01); /* update registers */
  207. msleep(200);
  208. reg_w1(gspca_dev, R31_UPD, 0x00); /* end update */
  209. gspca_dev->empty_packet = 0; /* check the empty packets */
  210. sd->packet = 0; /* ignore the first packets */
  211. return 0;
  212. }
  213. static void sd_stopN(struct gspca_dev *gspca_dev)
  214. {
  215. reg_w1(gspca_dev, R3B_Test3, 0x0b); /* Test0Sel = 11 = GPIO */
  216. }
  217. static void sd_pkt_scan(struct gspca_dev *gspca_dev,
  218. u8 *data, /* isoc packet */
  219. int len) /* iso packet length */
  220. {
  221. struct sd *sd = (struct sd *) gspca_dev;
  222. int packet_type0, packet_type1;
  223. packet_type0 = packet_type1 = INTER_PACKET;
  224. if (gspca_dev->empty_packet) {
  225. gspca_dev->empty_packet = 0;
  226. sd->packet = gspca_dev->pixfmt.height / 2;
  227. packet_type0 = FIRST_PACKET;
  228. } else if (sd->packet == 0)
  229. return; /* 2 more lines in 352x288 ! */
  230. sd->packet--;
  231. if (sd->packet == 0)
  232. packet_type1 = LAST_PACKET;
  233. /* each packet contains:
  234. * - header 2 bytes
  235. * - RGRG line
  236. * - 4 bytes
  237. * - GBGB line
  238. * - 4 bytes
  239. */
  240. gspca_frame_add(gspca_dev, packet_type0,
  241. data + 2, gspca_dev->pixfmt.width);
  242. gspca_frame_add(gspca_dev, packet_type1,
  243. data + gspca_dev->pixfmt.width + 5,
  244. gspca_dev->pixfmt.width);
  245. }
  246. static int sd_s_ctrl(struct v4l2_ctrl *ctrl)
  247. {
  248. struct gspca_dev *gspca_dev =
  249. container_of(ctrl->handler, struct gspca_dev, ctrl_handler);
  250. gspca_dev->usb_err = 0;
  251. if (!gspca_dev->streaming)
  252. return 0;
  253. switch (ctrl->id) {
  254. case V4L2_CID_EXPOSURE:
  255. setexposure(gspca_dev, ctrl->val);
  256. break;
  257. case V4L2_CID_GAIN:
  258. setgain(gspca_dev, ctrl->val);
  259. break;
  260. }
  261. return gspca_dev->usb_err;
  262. }
  263. static const struct v4l2_ctrl_ops sd_ctrl_ops = {
  264. .s_ctrl = sd_s_ctrl,
  265. };
  266. static int sd_init_controls(struct gspca_dev *gspca_dev)
  267. {
  268. struct v4l2_ctrl_handler *hdl = &gspca_dev->ctrl_handler;
  269. gspca_dev->vdev.ctrl_handler = hdl;
  270. v4l2_ctrl_handler_init(hdl, 2);
  271. v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
  272. V4L2_CID_EXPOSURE, 0, 0x18f, 1, 0x18f);
  273. v4l2_ctrl_new_std(hdl, &sd_ctrl_ops,
  274. V4L2_CID_GAIN, 0, 0x7ff, 1, 0x100);
  275. if (hdl->error) {
  276. pr_err("Could not initialize controls\n");
  277. return hdl->error;
  278. }
  279. return 0;
  280. }
  281. /* sub-driver description */
  282. static const struct sd_desc sd_desc = {
  283. .name = MODULE_NAME,
  284. .config = sd_config,
  285. .init = sd_init,
  286. .init_controls = sd_init_controls,
  287. .start = sd_start,
  288. .stopN = sd_stopN,
  289. .pkt_scan = sd_pkt_scan,
  290. };
  291. /* -- module initialisation -- */
  292. static const struct usb_device_id device_table[] = {
  293. {USB_DEVICE(0x046d, 0x0920)},
  294. {USB_DEVICE(0x046d, 0x0921)},
  295. {USB_DEVICE(0x0545, 0x808b)},
  296. {USB_DEVICE(0x0545, 0x8333)},
  297. {USB_DEVICE(0x0923, 0x010f)},
  298. {}
  299. };
  300. MODULE_DEVICE_TABLE(usb, device_table);
  301. /* -- device connect -- */
  302. static int sd_probe(struct usb_interface *intf,
  303. const struct usb_device_id *id)
  304. {
  305. return gspca_dev_probe(intf, id, &sd_desc, sizeof(struct sd),
  306. THIS_MODULE);
  307. }
  308. static struct usb_driver sd_driver = {
  309. .name = MODULE_NAME,
  310. .id_table = device_table,
  311. .probe = sd_probe,
  312. .disconnect = gspca_disconnect,
  313. #ifdef CONFIG_PM
  314. .suspend = gspca_suspend,
  315. .resume = gspca_resume,
  316. .reset_resume = gspca_resume,
  317. #endif
  318. };
  319. module_usb_driver(sd_driver);