ad5380.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Analog devices AD5380, AD5381, AD5382, AD5383, AD5390, AD5391, AD5392
  4. * multi-channel Digital to Analog Converters driver
  5. *
  6. * Copyright 2011 Analog Devices Inc.
  7. */
  8. #include <linux/device.h>
  9. #include <linux/err.h>
  10. #include <linux/i2c.h>
  11. #include <linux/kernel.h>
  12. #include <linux/module.h>
  13. #include <linux/spi/spi.h>
  14. #include <linux/slab.h>
  15. #include <linux/sysfs.h>
  16. #include <linux/regmap.h>
  17. #include <linux/regulator/consumer.h>
  18. #include <linux/iio/iio.h>
  19. #include <linux/iio/sysfs.h>
  20. #define AD5380_REG_DATA(x) (((x) << 2) | 3)
  21. #define AD5380_REG_OFFSET(x) (((x) << 2) | 2)
  22. #define AD5380_REG_GAIN(x) (((x) << 2) | 1)
  23. #define AD5380_REG_SF_PWR_DOWN (8 << 2)
  24. #define AD5380_REG_SF_PWR_UP (9 << 2)
  25. #define AD5380_REG_SF_CTRL (12 << 2)
  26. #define AD5380_CTRL_PWR_DOWN_MODE_OFFSET 13
  27. #define AD5380_CTRL_INT_VREF_2V5 BIT(12)
  28. #define AD5380_CTRL_INT_VREF_EN BIT(10)
  29. /**
  30. * struct ad5380_chip_info - chip specific information
  31. * @channel_template: channel specification template
  32. * @num_channels: number of channels
  33. * @int_vref: internal vref in uV
  34. */
  35. struct ad5380_chip_info {
  36. struct iio_chan_spec channel_template;
  37. unsigned int num_channels;
  38. unsigned int int_vref;
  39. };
  40. /**
  41. * struct ad5380_state - driver instance specific data
  42. * @regmap: regmap instance used by the device
  43. * @chip_info: chip model specific constants, available modes etc
  44. * @vref: actual reference voltage used in uA
  45. * @pwr_down: whether the chip is currently in power down mode
  46. * @lock: lock to protect the data buffer during regmap ops
  47. */
  48. struct ad5380_state {
  49. struct regmap *regmap;
  50. const struct ad5380_chip_info *chip_info;
  51. int vref;
  52. bool pwr_down;
  53. struct mutex lock;
  54. };
  55. enum ad5380_type {
  56. ID_AD5380_3,
  57. ID_AD5380_5,
  58. ID_AD5381_3,
  59. ID_AD5381_5,
  60. ID_AD5382_3,
  61. ID_AD5382_5,
  62. ID_AD5383_3,
  63. ID_AD5383_5,
  64. ID_AD5390_3,
  65. ID_AD5390_5,
  66. ID_AD5391_3,
  67. ID_AD5391_5,
  68. ID_AD5392_3,
  69. ID_AD5392_5,
  70. };
  71. static ssize_t ad5380_read_dac_powerdown(struct iio_dev *indio_dev,
  72. uintptr_t private, const struct iio_chan_spec *chan, char *buf)
  73. {
  74. struct ad5380_state *st = iio_priv(indio_dev);
  75. return sysfs_emit(buf, "%d\n", st->pwr_down);
  76. }
  77. static ssize_t ad5380_write_dac_powerdown(struct iio_dev *indio_dev,
  78. uintptr_t private, const struct iio_chan_spec *chan, const char *buf,
  79. size_t len)
  80. {
  81. struct ad5380_state *st = iio_priv(indio_dev);
  82. bool pwr_down;
  83. int ret;
  84. ret = kstrtobool(buf, &pwr_down);
  85. if (ret)
  86. return ret;
  87. mutex_lock(&st->lock);
  88. if (pwr_down)
  89. ret = regmap_write(st->regmap, AD5380_REG_SF_PWR_DOWN, 0);
  90. else
  91. ret = regmap_write(st->regmap, AD5380_REG_SF_PWR_UP, 0);
  92. st->pwr_down = pwr_down;
  93. mutex_unlock(&st->lock);
  94. return ret ? ret : len;
  95. }
  96. static const char * const ad5380_powerdown_modes[] = {
  97. "100kohm_to_gnd",
  98. "three_state",
  99. };
  100. static int ad5380_get_powerdown_mode(struct iio_dev *indio_dev,
  101. const struct iio_chan_spec *chan)
  102. {
  103. struct ad5380_state *st = iio_priv(indio_dev);
  104. unsigned int mode;
  105. int ret;
  106. ret = regmap_read(st->regmap, AD5380_REG_SF_CTRL, &mode);
  107. if (ret)
  108. return ret;
  109. mode = (mode >> AD5380_CTRL_PWR_DOWN_MODE_OFFSET) & 1;
  110. return mode;
  111. }
  112. static int ad5380_set_powerdown_mode(struct iio_dev *indio_dev,
  113. const struct iio_chan_spec *chan, unsigned int mode)
  114. {
  115. struct ad5380_state *st = iio_priv(indio_dev);
  116. int ret;
  117. ret = regmap_update_bits(st->regmap, AD5380_REG_SF_CTRL,
  118. 1 << AD5380_CTRL_PWR_DOWN_MODE_OFFSET,
  119. mode << AD5380_CTRL_PWR_DOWN_MODE_OFFSET);
  120. return ret;
  121. }
  122. static const struct iio_enum ad5380_powerdown_mode_enum = {
  123. .items = ad5380_powerdown_modes,
  124. .num_items = ARRAY_SIZE(ad5380_powerdown_modes),
  125. .get = ad5380_get_powerdown_mode,
  126. .set = ad5380_set_powerdown_mode,
  127. };
  128. static unsigned int ad5380_info_to_reg(struct iio_chan_spec const *chan,
  129. long info)
  130. {
  131. switch (info) {
  132. case IIO_CHAN_INFO_RAW:
  133. return AD5380_REG_DATA(chan->address);
  134. case IIO_CHAN_INFO_CALIBBIAS:
  135. return AD5380_REG_OFFSET(chan->address);
  136. case IIO_CHAN_INFO_CALIBSCALE:
  137. return AD5380_REG_GAIN(chan->address);
  138. default:
  139. break;
  140. }
  141. return 0;
  142. }
  143. static int ad5380_write_raw(struct iio_dev *indio_dev,
  144. struct iio_chan_spec const *chan, int val, int val2, long info)
  145. {
  146. const unsigned int max_val = (1 << chan->scan_type.realbits);
  147. struct ad5380_state *st = iio_priv(indio_dev);
  148. switch (info) {
  149. case IIO_CHAN_INFO_RAW:
  150. case IIO_CHAN_INFO_CALIBSCALE:
  151. if (val >= max_val || val < 0)
  152. return -EINVAL;
  153. return regmap_write(st->regmap,
  154. ad5380_info_to_reg(chan, info),
  155. val << chan->scan_type.shift);
  156. case IIO_CHAN_INFO_CALIBBIAS:
  157. val += (1 << chan->scan_type.realbits) / 2;
  158. if (val >= max_val || val < 0)
  159. return -EINVAL;
  160. return regmap_write(st->regmap,
  161. AD5380_REG_OFFSET(chan->address),
  162. val << chan->scan_type.shift);
  163. default:
  164. break;
  165. }
  166. return -EINVAL;
  167. }
  168. static int ad5380_read_raw(struct iio_dev *indio_dev,
  169. struct iio_chan_spec const *chan, int *val, int *val2, long info)
  170. {
  171. struct ad5380_state *st = iio_priv(indio_dev);
  172. int ret;
  173. switch (info) {
  174. case IIO_CHAN_INFO_RAW:
  175. case IIO_CHAN_INFO_CALIBSCALE:
  176. ret = regmap_read(st->regmap, ad5380_info_to_reg(chan, info),
  177. val);
  178. if (ret)
  179. return ret;
  180. *val >>= chan->scan_type.shift;
  181. return IIO_VAL_INT;
  182. case IIO_CHAN_INFO_CALIBBIAS:
  183. ret = regmap_read(st->regmap, AD5380_REG_OFFSET(chan->address),
  184. val);
  185. if (ret)
  186. return ret;
  187. *val >>= chan->scan_type.shift;
  188. *val -= (1 << chan->scan_type.realbits) / 2;
  189. return IIO_VAL_INT;
  190. case IIO_CHAN_INFO_SCALE:
  191. *val = 2 * st->vref;
  192. *val2 = chan->scan_type.realbits;
  193. return IIO_VAL_FRACTIONAL_LOG2;
  194. default:
  195. break;
  196. }
  197. return -EINVAL;
  198. }
  199. static const struct iio_info ad5380_info = {
  200. .read_raw = ad5380_read_raw,
  201. .write_raw = ad5380_write_raw,
  202. };
  203. static const struct iio_chan_spec_ext_info ad5380_ext_info[] = {
  204. {
  205. .name = "powerdown",
  206. .read = ad5380_read_dac_powerdown,
  207. .write = ad5380_write_dac_powerdown,
  208. .shared = IIO_SEPARATE,
  209. },
  210. IIO_ENUM("powerdown_mode", IIO_SHARED_BY_TYPE,
  211. &ad5380_powerdown_mode_enum),
  212. IIO_ENUM_AVAILABLE("powerdown_mode", IIO_SHARED_BY_TYPE, &ad5380_powerdown_mode_enum),
  213. { }
  214. };
  215. #define AD5380_CHANNEL(_bits) { \
  216. .type = IIO_VOLTAGE, \
  217. .indexed = 1, \
  218. .output = 1, \
  219. .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | \
  220. BIT(IIO_CHAN_INFO_CALIBSCALE) | \
  221. BIT(IIO_CHAN_INFO_CALIBBIAS), \
  222. .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE), \
  223. .scan_type = { \
  224. .sign = 'u', \
  225. .realbits = (_bits), \
  226. .storagebits = 16, \
  227. .shift = 14 - (_bits), \
  228. }, \
  229. .ext_info = ad5380_ext_info, \
  230. }
  231. static const struct ad5380_chip_info ad5380_chip_info_tbl[] = {
  232. [ID_AD5380_3] = {
  233. .channel_template = AD5380_CHANNEL(14),
  234. .num_channels = 40,
  235. .int_vref = 1250,
  236. },
  237. [ID_AD5380_5] = {
  238. .channel_template = AD5380_CHANNEL(14),
  239. .num_channels = 40,
  240. .int_vref = 2500,
  241. },
  242. [ID_AD5381_3] = {
  243. .channel_template = AD5380_CHANNEL(12),
  244. .num_channels = 16,
  245. .int_vref = 1250,
  246. },
  247. [ID_AD5381_5] = {
  248. .channel_template = AD5380_CHANNEL(12),
  249. .num_channels = 16,
  250. .int_vref = 2500,
  251. },
  252. [ID_AD5382_3] = {
  253. .channel_template = AD5380_CHANNEL(14),
  254. .num_channels = 32,
  255. .int_vref = 1250,
  256. },
  257. [ID_AD5382_5] = {
  258. .channel_template = AD5380_CHANNEL(14),
  259. .num_channels = 32,
  260. .int_vref = 2500,
  261. },
  262. [ID_AD5383_3] = {
  263. .channel_template = AD5380_CHANNEL(12),
  264. .num_channels = 32,
  265. .int_vref = 1250,
  266. },
  267. [ID_AD5383_5] = {
  268. .channel_template = AD5380_CHANNEL(12),
  269. .num_channels = 32,
  270. .int_vref = 2500,
  271. },
  272. [ID_AD5390_3] = {
  273. .channel_template = AD5380_CHANNEL(14),
  274. .num_channels = 16,
  275. .int_vref = 1250,
  276. },
  277. [ID_AD5390_5] = {
  278. .channel_template = AD5380_CHANNEL(14),
  279. .num_channels = 16,
  280. .int_vref = 2500,
  281. },
  282. [ID_AD5391_3] = {
  283. .channel_template = AD5380_CHANNEL(12),
  284. .num_channels = 16,
  285. .int_vref = 1250,
  286. },
  287. [ID_AD5391_5] = {
  288. .channel_template = AD5380_CHANNEL(12),
  289. .num_channels = 16,
  290. .int_vref = 2500,
  291. },
  292. [ID_AD5392_3] = {
  293. .channel_template = AD5380_CHANNEL(14),
  294. .num_channels = 8,
  295. .int_vref = 1250,
  296. },
  297. [ID_AD5392_5] = {
  298. .channel_template = AD5380_CHANNEL(14),
  299. .num_channels = 8,
  300. .int_vref = 2500,
  301. },
  302. };
  303. static int ad5380_alloc_channels(struct device *dev, struct iio_dev *indio_dev)
  304. {
  305. struct ad5380_state *st = iio_priv(indio_dev);
  306. struct iio_chan_spec *channels;
  307. unsigned int i;
  308. channels = devm_kcalloc(dev, st->chip_info->num_channels,
  309. sizeof(struct iio_chan_spec), GFP_KERNEL);
  310. if (!channels)
  311. return -ENOMEM;
  312. for (i = 0; i < st->chip_info->num_channels; ++i) {
  313. channels[i] = st->chip_info->channel_template;
  314. channels[i].channel = i;
  315. channels[i].address = i;
  316. }
  317. indio_dev->channels = channels;
  318. return 0;
  319. }
  320. static int ad5380_probe(struct device *dev, struct regmap *regmap,
  321. enum ad5380_type type, const char *name)
  322. {
  323. struct iio_dev *indio_dev;
  324. struct ad5380_state *st;
  325. unsigned int ctrl = 0;
  326. int ret;
  327. indio_dev = devm_iio_device_alloc(dev, sizeof(*st));
  328. if (indio_dev == NULL)
  329. return -ENOMEM;
  330. st = iio_priv(indio_dev);
  331. st->chip_info = &ad5380_chip_info_tbl[type];
  332. st->regmap = regmap;
  333. indio_dev->name = name;
  334. indio_dev->info = &ad5380_info;
  335. indio_dev->modes = INDIO_DIRECT_MODE;
  336. indio_dev->num_channels = st->chip_info->num_channels;
  337. mutex_init(&st->lock);
  338. ret = ad5380_alloc_channels(dev, indio_dev);
  339. if (ret)
  340. return dev_err_probe(dev, ret, "Failed to allocate channel spec\n");
  341. if (st->chip_info->int_vref == 2500)
  342. ctrl |= AD5380_CTRL_INT_VREF_2V5;
  343. ret = devm_regulator_get_enable_read_voltage(dev, "vref");
  344. if (ret < 0 && ret != -ENODEV)
  345. return dev_err_probe(dev, ret, "Failed to get vref voltage\n");
  346. if (ret == -ENODEV) {
  347. st->vref = st->chip_info->int_vref;
  348. ctrl |= AD5380_CTRL_INT_VREF_EN;
  349. } else {
  350. st->vref = ret / 1000;
  351. }
  352. ret = regmap_write(st->regmap, AD5380_REG_SF_CTRL, ctrl);
  353. if (ret)
  354. return dev_err_probe(dev, ret, "Failed to write to device\n");
  355. ret = devm_iio_device_register(dev, indio_dev);
  356. if (ret)
  357. return dev_err_probe(dev, ret, "Failed to register iio device\n");
  358. return 0;
  359. }
  360. static bool ad5380_reg_false(struct device *dev, unsigned int reg)
  361. {
  362. return false;
  363. }
  364. static const struct regmap_config ad5380_regmap_config = {
  365. .reg_bits = 10,
  366. .val_bits = 14,
  367. .max_register = AD5380_REG_DATA(40),
  368. .cache_type = REGCACHE_MAPLE,
  369. .volatile_reg = ad5380_reg_false,
  370. .readable_reg = ad5380_reg_false,
  371. };
  372. #if IS_ENABLED(CONFIG_SPI_MASTER)
  373. static int ad5380_spi_probe(struct spi_device *spi)
  374. {
  375. const struct spi_device_id *id = spi_get_device_id(spi);
  376. struct regmap *regmap;
  377. regmap = devm_regmap_init_spi(spi, &ad5380_regmap_config);
  378. if (IS_ERR(regmap))
  379. return PTR_ERR(regmap);
  380. return ad5380_probe(&spi->dev, regmap, id->driver_data, id->name);
  381. }
  382. static const struct spi_device_id ad5380_spi_ids[] = {
  383. { "ad5380-3", ID_AD5380_3 },
  384. { "ad5380-5", ID_AD5380_5 },
  385. { "ad5381-3", ID_AD5381_3 },
  386. { "ad5381-5", ID_AD5381_5 },
  387. { "ad5382-3", ID_AD5382_3 },
  388. { "ad5382-5", ID_AD5382_5 },
  389. { "ad5383-3", ID_AD5383_3 },
  390. { "ad5383-5", ID_AD5383_5 },
  391. { "ad5384-3", ID_AD5380_3 },
  392. { "ad5384-5", ID_AD5380_5 },
  393. { "ad5390-3", ID_AD5390_3 },
  394. { "ad5390-5", ID_AD5390_5 },
  395. { "ad5391-3", ID_AD5391_3 },
  396. { "ad5391-5", ID_AD5391_5 },
  397. { "ad5392-3", ID_AD5392_3 },
  398. { "ad5392-5", ID_AD5392_5 },
  399. { }
  400. };
  401. MODULE_DEVICE_TABLE(spi, ad5380_spi_ids);
  402. static struct spi_driver ad5380_spi_driver = {
  403. .driver = {
  404. .name = "ad5380",
  405. },
  406. .probe = ad5380_spi_probe,
  407. .id_table = ad5380_spi_ids,
  408. };
  409. static inline int ad5380_spi_register_driver(void)
  410. {
  411. return spi_register_driver(&ad5380_spi_driver);
  412. }
  413. static inline void ad5380_spi_unregister_driver(void)
  414. {
  415. spi_unregister_driver(&ad5380_spi_driver);
  416. }
  417. #else
  418. static inline int ad5380_spi_register_driver(void)
  419. {
  420. return 0;
  421. }
  422. static inline void ad5380_spi_unregister_driver(void)
  423. {
  424. }
  425. #endif
  426. #if IS_ENABLED(CONFIG_I2C)
  427. static int ad5380_i2c_probe(struct i2c_client *i2c)
  428. {
  429. const struct i2c_device_id *id = i2c_client_get_device_id(i2c);
  430. struct regmap *regmap;
  431. regmap = devm_regmap_init_i2c(i2c, &ad5380_regmap_config);
  432. if (IS_ERR(regmap))
  433. return PTR_ERR(regmap);
  434. return ad5380_probe(&i2c->dev, regmap, id->driver_data, id->name);
  435. }
  436. static const struct i2c_device_id ad5380_i2c_ids[] = {
  437. { "ad5380-3", ID_AD5380_3 },
  438. { "ad5380-5", ID_AD5380_5 },
  439. { "ad5381-3", ID_AD5381_3 },
  440. { "ad5381-5", ID_AD5381_5 },
  441. { "ad5382-3", ID_AD5382_3 },
  442. { "ad5382-5", ID_AD5382_5 },
  443. { "ad5383-3", ID_AD5383_3 },
  444. { "ad5383-5", ID_AD5383_5 },
  445. { "ad5384-3", ID_AD5380_3 },
  446. { "ad5384-5", ID_AD5380_5 },
  447. { "ad5390-3", ID_AD5390_3 },
  448. { "ad5390-5", ID_AD5390_5 },
  449. { "ad5391-3", ID_AD5391_3 },
  450. { "ad5391-5", ID_AD5391_5 },
  451. { "ad5392-3", ID_AD5392_3 },
  452. { "ad5392-5", ID_AD5392_5 },
  453. { }
  454. };
  455. MODULE_DEVICE_TABLE(i2c, ad5380_i2c_ids);
  456. static struct i2c_driver ad5380_i2c_driver = {
  457. .driver = {
  458. .name = "ad5380",
  459. },
  460. .probe = ad5380_i2c_probe,
  461. .id_table = ad5380_i2c_ids,
  462. };
  463. static inline int ad5380_i2c_register_driver(void)
  464. {
  465. return i2c_add_driver(&ad5380_i2c_driver);
  466. }
  467. static inline void ad5380_i2c_unregister_driver(void)
  468. {
  469. i2c_del_driver(&ad5380_i2c_driver);
  470. }
  471. #else
  472. static inline int ad5380_i2c_register_driver(void)
  473. {
  474. return 0;
  475. }
  476. static inline void ad5380_i2c_unregister_driver(void)
  477. {
  478. }
  479. #endif
  480. static int __init ad5380_spi_init(void)
  481. {
  482. int ret;
  483. ret = ad5380_spi_register_driver();
  484. if (ret)
  485. return ret;
  486. ret = ad5380_i2c_register_driver();
  487. if (ret) {
  488. ad5380_spi_unregister_driver();
  489. return ret;
  490. }
  491. return 0;
  492. }
  493. module_init(ad5380_spi_init);
  494. static void __exit ad5380_spi_exit(void)
  495. {
  496. ad5380_i2c_unregister_driver();
  497. ad5380_spi_unregister_driver();
  498. }
  499. module_exit(ad5380_spi_exit);
  500. MODULE_AUTHOR("Lars-Peter Clausen <lars@metafoo.de>");
  501. MODULE_DESCRIPTION("Analog Devices AD5380/81/82/83/84/90/91/92 DAC");
  502. MODULE_LICENSE("GPL v2");