emc1403.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * emc1403.c - SMSC Thermal Driver
  4. *
  5. * Copyright (C) 2008 Intel Corp
  6. *
  7. * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  8. *
  9. * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/slab.h>
  14. #include <linux/i2c.h>
  15. #include <linux/hwmon.h>
  16. #include <linux/hwmon-sysfs.h>
  17. #include <linux/err.h>
  18. #include <linux/sysfs.h>
  19. #include <linux/regmap.h>
  20. #include <linux/util_macros.h>
  21. #define THERMAL_PID_REG 0xfd
  22. #define THERMAL_SMSC_ID_REG 0xfe
  23. #define THERMAL_REVISION_REG 0xff
  24. enum emc1403_chip { emc1402, emc1403, emc1404, emc1428 };
  25. struct thermal_data {
  26. enum emc1403_chip chip;
  27. struct regmap *regmap;
  28. };
  29. static ssize_t power_state_show(struct device *dev, struct device_attribute *attr, char *buf)
  30. {
  31. struct thermal_data *data = dev_get_drvdata(dev);
  32. unsigned int val;
  33. int retval;
  34. retval = regmap_read(data->regmap, 0x03, &val);
  35. if (retval < 0)
  36. return retval;
  37. return sprintf(buf, "%d\n", !!(val & BIT(6)));
  38. }
  39. static ssize_t power_state_store(struct device *dev, struct device_attribute *attr,
  40. const char *buf, size_t count)
  41. {
  42. struct thermal_data *data = dev_get_drvdata(dev);
  43. unsigned long val;
  44. int retval;
  45. if (kstrtoul(buf, 10, &val))
  46. return -EINVAL;
  47. retval = regmap_update_bits(data->regmap, 0x03, BIT(6),
  48. val ? BIT(6) : 0);
  49. if (retval < 0)
  50. return retval;
  51. return count;
  52. }
  53. static DEVICE_ATTR_RW(power_state);
  54. static struct attribute *emc1403_attrs[] = {
  55. &dev_attr_power_state.attr,
  56. NULL
  57. };
  58. ATTRIBUTE_GROUPS(emc1403);
  59. static int emc1403_detect(struct i2c_client *client,
  60. struct i2c_board_info *info)
  61. {
  62. int id;
  63. /* Check if thermal chip is SMSC and EMC1403 or EMC1423 */
  64. id = i2c_smbus_read_byte_data(client, THERMAL_SMSC_ID_REG);
  65. if (id != 0x5d)
  66. return -ENODEV;
  67. id = i2c_smbus_read_byte_data(client, THERMAL_PID_REG);
  68. switch (id) {
  69. case 0x20:
  70. strscpy(info->type, "emc1402", I2C_NAME_SIZE);
  71. break;
  72. case 0x21:
  73. strscpy(info->type, "emc1403", I2C_NAME_SIZE);
  74. break;
  75. case 0x22:
  76. strscpy(info->type, "emc1422", I2C_NAME_SIZE);
  77. break;
  78. case 0x23:
  79. strscpy(info->type, "emc1423", I2C_NAME_SIZE);
  80. break;
  81. case 0x25:
  82. strscpy(info->type, "emc1404", I2C_NAME_SIZE);
  83. break;
  84. case 0x27:
  85. strscpy(info->type, "emc1424", I2C_NAME_SIZE);
  86. break;
  87. case 0x29:
  88. strscpy(info->type, "emc1428", I2C_NAME_SIZE);
  89. break;
  90. case 0x59:
  91. strscpy(info->type, "emc1438", I2C_NAME_SIZE);
  92. break;
  93. case 0x60:
  94. strscpy(info->type, "emc1442", I2C_NAME_SIZE);
  95. break;
  96. default:
  97. return -ENODEV;
  98. }
  99. id = i2c_smbus_read_byte_data(client, THERMAL_REVISION_REG);
  100. if (id < 0x01 || id > 0x04)
  101. return -ENODEV;
  102. return 0;
  103. }
  104. static bool emc1403_regmap_is_volatile(struct device *dev, unsigned int reg)
  105. {
  106. switch (reg) {
  107. case 0x00: /* internal diode high byte */
  108. case 0x01: /* external diode 1 high byte */
  109. case 0x02: /* status */
  110. case 0x10: /* external diode 1 low byte */
  111. case 0x1b: /* external diode fault */
  112. case 0x23: /* external diode 2 high byte */
  113. case 0x24: /* external diode 2 low byte */
  114. case 0x29: /* internal diode low byte */
  115. case 0x2a: /* externl diode 3 high byte */
  116. case 0x2b: /* external diode 3 low byte */
  117. case 0x35: /* high limit status */
  118. case 0x36: /* low limit status */
  119. case 0x37: /* therm limit status */
  120. case 0x41: /* external diode 4 high byte */
  121. case 0x42: /* external diode 4 low byte */
  122. case 0x43: /* external diode 5 high byte */
  123. case 0x44: /* external diode 5 low byte */
  124. case 0x45: /* external diode 6 high byte */
  125. case 0x46: /* external diode 6 low byte */
  126. case 0x47: /* external diode 7 high byte */
  127. case 0x48: /* external diode 7 low byte */
  128. return true;
  129. default:
  130. return false;
  131. }
  132. }
  133. static const struct regmap_config emc1403_regmap_config = {
  134. .reg_bits = 8,
  135. .val_bits = 8,
  136. .cache_type = REGCACHE_MAPLE,
  137. .volatile_reg = emc1403_regmap_is_volatile,
  138. };
  139. enum emc1403_reg_map {temp_min, temp_max, temp_crit, temp_input};
  140. static u8 ema1403_temp_map[] = {
  141. [hwmon_temp_min] = temp_min,
  142. [hwmon_temp_max] = temp_max,
  143. [hwmon_temp_crit] = temp_crit,
  144. [hwmon_temp_input] = temp_input,
  145. };
  146. static u8 emc1403_temp_regs[][4] = {
  147. [0] = {
  148. [temp_min] = 0x06,
  149. [temp_max] = 0x05,
  150. [temp_crit] = 0x20,
  151. [temp_input] = 0x00,
  152. },
  153. [1] = {
  154. [temp_min] = 0x08,
  155. [temp_max] = 0x07,
  156. [temp_crit] = 0x19,
  157. [temp_input] = 0x01,
  158. },
  159. [2] = {
  160. [temp_min] = 0x16,
  161. [temp_max] = 0x15,
  162. [temp_crit] = 0x1a,
  163. [temp_input] = 0x23,
  164. },
  165. [3] = {
  166. [temp_min] = 0x2d,
  167. [temp_max] = 0x2c,
  168. [temp_crit] = 0x30,
  169. [temp_input] = 0x2a,
  170. },
  171. [4] = {
  172. [temp_min] = 0x51,
  173. [temp_max] = 0x50,
  174. [temp_crit] = 0x64,
  175. [temp_input] = 0x41,
  176. },
  177. [5] = {
  178. [temp_min] = 0x55,
  179. [temp_max] = 0x54,
  180. [temp_crit] = 0x65,
  181. [temp_input] = 0x43
  182. },
  183. [6] = {
  184. [temp_min] = 0x59,
  185. [temp_max] = 0x58,
  186. [temp_crit] = 0x66,
  187. [temp_input] = 0x45,
  188. },
  189. [7] = {
  190. [temp_min] = 0x5d,
  191. [temp_max] = 0x5c,
  192. [temp_crit] = 0x67,
  193. [temp_input] = 0x47,
  194. },
  195. };
  196. static s8 emc1403_temp_regs_low[][4] = {
  197. [0] = {
  198. [temp_min] = -1,
  199. [temp_max] = -1,
  200. [temp_crit] = -1,
  201. [temp_input] = 0x29,
  202. },
  203. [1] = {
  204. [temp_min] = 0x14,
  205. [temp_max] = 0x13,
  206. [temp_crit] = -1,
  207. [temp_input] = 0x10,
  208. },
  209. [2] = {
  210. [temp_min] = 0x18,
  211. [temp_max] = 0x17,
  212. [temp_crit] = -1,
  213. [temp_input] = 0x24,
  214. },
  215. [3] = {
  216. [temp_min] = 0x2f,
  217. [temp_max] = 0x2e,
  218. [temp_crit] = -1,
  219. [temp_input] = 0x2b,
  220. },
  221. [4] = {
  222. [temp_min] = 0x53,
  223. [temp_max] = 0x52,
  224. [temp_crit] = -1,
  225. [temp_input] = 0x42,
  226. },
  227. [5] = {
  228. [temp_min] = 0x57,
  229. [temp_max] = 0x56,
  230. [temp_crit] = -1,
  231. [temp_input] = 0x44,
  232. },
  233. [6] = {
  234. [temp_min] = 0x5b,
  235. [temp_max] = 0x5a,
  236. [temp_crit] = -1,
  237. [temp_input] = 0x46,
  238. },
  239. [7] = {
  240. [temp_min] = 0x5f,
  241. [temp_max] = 0x5e,
  242. [temp_crit] = -1,
  243. [temp_input] = 0x48,
  244. },
  245. };
  246. static int emc1403_get_temp(struct thermal_data *data, int channel,
  247. enum emc1403_reg_map map, long *val)
  248. {
  249. unsigned int regvalh;
  250. unsigned int regvall = 0;
  251. int ret;
  252. s8 reg;
  253. ret = regmap_read(data->regmap, emc1403_temp_regs[channel][map], &regvalh);
  254. if (ret < 0)
  255. return ret;
  256. reg = emc1403_temp_regs_low[channel][map];
  257. if (reg >= 0) {
  258. ret = regmap_read(data->regmap, reg, &regvall);
  259. if (ret < 0)
  260. return ret;
  261. }
  262. if (data->chip == emc1428)
  263. *val = sign_extend32((regvalh << 3) | (regvall >> 5), 10) * 125;
  264. else
  265. *val = ((regvalh << 3) | (regvall >> 5)) * 125;
  266. return 0;
  267. }
  268. static int emc1403_get_hyst(struct thermal_data *data, int channel,
  269. enum emc1403_reg_map map, long *val)
  270. {
  271. int hyst, ret;
  272. long limit;
  273. ret = emc1403_get_temp(data, channel, map, &limit);
  274. if (ret < 0)
  275. return ret;
  276. ret = regmap_read(data->regmap, 0x21, &hyst);
  277. if (ret < 0)
  278. return ret;
  279. if (map == temp_min)
  280. *val = limit + hyst * 1000;
  281. else
  282. *val = limit - hyst * 1000;
  283. return 0;
  284. }
  285. static int emc1403_temp_read(struct thermal_data *data, u32 attr, int channel, long *val)
  286. {
  287. unsigned int regval;
  288. int ret;
  289. switch (attr) {
  290. case hwmon_temp_min:
  291. case hwmon_temp_max:
  292. case hwmon_temp_crit:
  293. case hwmon_temp_input:
  294. ret = emc1403_get_temp(data, channel, ema1403_temp_map[attr], val);
  295. break;
  296. case hwmon_temp_min_hyst:
  297. ret = emc1403_get_hyst(data, channel, temp_min, val);
  298. break;
  299. case hwmon_temp_max_hyst:
  300. ret = emc1403_get_hyst(data, channel, temp_max, val);
  301. break;
  302. case hwmon_temp_crit_hyst:
  303. ret = emc1403_get_hyst(data, channel, temp_crit, val);
  304. break;
  305. case hwmon_temp_min_alarm:
  306. if (data->chip == emc1402) {
  307. ret = regmap_read(data->regmap, 0x02, &regval);
  308. if (ret < 0)
  309. break;
  310. *val = !!(regval & BIT(5 - 2 * channel));
  311. } else {
  312. ret = regmap_read(data->regmap, 0x36, &regval);
  313. if (ret < 0)
  314. break;
  315. *val = !!(regval & BIT(channel));
  316. }
  317. break;
  318. case hwmon_temp_max_alarm:
  319. if (data->chip == emc1402) {
  320. ret = regmap_read(data->regmap, 0x02, &regval);
  321. if (ret < 0)
  322. break;
  323. *val = !!(regval & BIT(6 - 2 * channel));
  324. } else {
  325. ret = regmap_read(data->regmap, 0x35, &regval);
  326. if (ret < 0)
  327. break;
  328. *val = !!(regval & BIT(channel));
  329. }
  330. break;
  331. case hwmon_temp_crit_alarm:
  332. if (data->chip == emc1402) {
  333. ret = regmap_read(data->regmap, 0x02, &regval);
  334. if (ret < 0)
  335. break;
  336. *val = !!(regval & BIT(channel));
  337. } else {
  338. ret = regmap_read(data->regmap, 0x37, &regval);
  339. if (ret < 0)
  340. break;
  341. *val = !!(regval & BIT(channel));
  342. }
  343. break;
  344. case hwmon_temp_fault:
  345. ret = regmap_read(data->regmap, 0x1b, &regval);
  346. if (ret < 0)
  347. break;
  348. *val = !!(regval & BIT(channel));
  349. break;
  350. default:
  351. return -EOPNOTSUPP;
  352. }
  353. return ret;
  354. }
  355. static int emc1403_get_convrate(struct thermal_data *data, long *val)
  356. {
  357. unsigned int convrate;
  358. int ret;
  359. ret = regmap_read(data->regmap, 0x04, &convrate);
  360. if (ret < 0)
  361. return ret;
  362. if (convrate > 10)
  363. convrate = 4;
  364. *val = 16000 >> convrate;
  365. return 0;
  366. }
  367. static int emc1403_chip_read(struct thermal_data *data, u32 attr, long *val)
  368. {
  369. switch (attr) {
  370. case hwmon_chip_update_interval:
  371. return emc1403_get_convrate(data, val);
  372. default:
  373. return -EOPNOTSUPP;
  374. }
  375. }
  376. static int emc1403_read(struct device *dev, enum hwmon_sensor_types type,
  377. u32 attr, int channel, long *val)
  378. {
  379. struct thermal_data *data = dev_get_drvdata(dev);
  380. switch (type) {
  381. case hwmon_temp:
  382. return emc1403_temp_read(data, attr, channel, val);
  383. case hwmon_chip:
  384. return emc1403_chip_read(data, attr, val);
  385. default:
  386. return -EOPNOTSUPP;
  387. }
  388. }
  389. static int emc1403_set_hyst(struct thermal_data *data, long val)
  390. {
  391. int hyst, ret;
  392. long limit;
  393. if (data->chip == emc1428)
  394. val = clamp_val(val, -128000, 127000);
  395. else
  396. val = clamp_val(val, 0, 255000);
  397. ret = emc1403_get_temp(data, 0, temp_crit, &limit);
  398. if (ret < 0)
  399. return ret;
  400. hyst = limit - val;
  401. if (data->chip == emc1428)
  402. hyst = clamp_val(DIV_ROUND_CLOSEST(hyst, 1000), 0, 127);
  403. else
  404. hyst = clamp_val(DIV_ROUND_CLOSEST(hyst, 1000), 0, 255);
  405. return regmap_write(data->regmap, 0x21, hyst);
  406. }
  407. static int emc1403_set_temp(struct thermal_data *data, int channel,
  408. enum emc1403_reg_map map, long val)
  409. {
  410. unsigned int regval;
  411. int ret;
  412. u8 regh;
  413. s8 regl;
  414. regh = emc1403_temp_regs[channel][map];
  415. regl = emc1403_temp_regs_low[channel][map];
  416. if (regl >= 0) {
  417. if (data->chip == emc1428)
  418. val = clamp_val(val, -128000, 127875);
  419. else
  420. val = clamp_val(val, 0, 255875);
  421. regval = DIV_ROUND_CLOSEST(val, 125);
  422. ret = regmap_write(data->regmap, regh, (regval >> 3) & 0xff);
  423. if (ret < 0)
  424. return ret;
  425. ret = regmap_write(data->regmap, regl, (regval & 0x07) << 5);
  426. } else {
  427. if (data->chip == emc1428)
  428. val = clamp_val(val, -128000, 127000);
  429. else
  430. val = clamp_val(val, 0, 255000);
  431. regval = DIV_ROUND_CLOSEST(val, 1000);
  432. ret = regmap_write(data->regmap, regh, regval);
  433. }
  434. return ret;
  435. }
  436. static int emc1403_temp_write(struct thermal_data *data, u32 attr, int channel, long val)
  437. {
  438. switch (attr) {
  439. case hwmon_temp_min:
  440. case hwmon_temp_max:
  441. case hwmon_temp_crit:
  442. return emc1403_set_temp(data, channel, ema1403_temp_map[attr], val);
  443. case hwmon_temp_crit_hyst:
  444. return emc1403_set_hyst(data, val);
  445. default:
  446. return -EOPNOTSUPP;
  447. }
  448. }
  449. /* Lookup table for temperature conversion times in msec */
  450. static const u16 ina3221_conv_time[] = {
  451. 16000, 8000, 4000, 2000, 1000, 500, 250, 125, 62, 31, 16
  452. };
  453. static int emc1403_set_convrate(struct thermal_data *data, unsigned int interval)
  454. {
  455. int convrate;
  456. convrate = find_closest_descending(interval, ina3221_conv_time,
  457. ARRAY_SIZE(ina3221_conv_time));
  458. return regmap_write(data->regmap, 0x04, convrate);
  459. }
  460. static int emc1403_chip_write(struct thermal_data *data, u32 attr, long val)
  461. {
  462. switch (attr) {
  463. case hwmon_chip_update_interval:
  464. return emc1403_set_convrate(data, clamp_val(val, 0, 100000));
  465. default:
  466. return -EOPNOTSUPP;
  467. }
  468. }
  469. static int emc1403_write(struct device *dev, enum hwmon_sensor_types type,
  470. u32 attr, int channel, long val)
  471. {
  472. struct thermal_data *data = dev_get_drvdata(dev);
  473. switch (type) {
  474. case hwmon_temp:
  475. return emc1403_temp_write(data, attr, channel, val);
  476. case hwmon_chip:
  477. return emc1403_chip_write(data, attr, val);
  478. default:
  479. return -EOPNOTSUPP;
  480. }
  481. }
  482. static umode_t emc1403_temp_is_visible(const void *_data, u32 attr, int channel)
  483. {
  484. const struct thermal_data *data = _data;
  485. if (data->chip == emc1402 && channel > 1)
  486. return 0;
  487. if (data->chip == emc1403 && channel > 2)
  488. return 0;
  489. if (data->chip != emc1428 && channel > 3)
  490. return 0;
  491. switch (attr) {
  492. case hwmon_temp_input:
  493. case hwmon_temp_min_alarm:
  494. case hwmon_temp_max_alarm:
  495. case hwmon_temp_crit_alarm:
  496. case hwmon_temp_fault:
  497. case hwmon_temp_min_hyst:
  498. case hwmon_temp_max_hyst:
  499. return 0444;
  500. case hwmon_temp_min:
  501. case hwmon_temp_max:
  502. case hwmon_temp_crit:
  503. return 0644;
  504. case hwmon_temp_crit_hyst:
  505. if (channel == 0)
  506. return 0644;
  507. return 0444;
  508. default:
  509. return 0;
  510. }
  511. }
  512. static umode_t emc1403_chip_is_visible(const void *_data, u32 attr)
  513. {
  514. switch (attr) {
  515. case hwmon_chip_update_interval:
  516. return 0644;
  517. default:
  518. return 0;
  519. }
  520. }
  521. static umode_t emc1403_is_visible(const void *data, enum hwmon_sensor_types type,
  522. u32 attr, int channel)
  523. {
  524. switch (type) {
  525. case hwmon_temp:
  526. return emc1403_temp_is_visible(data, attr, channel);
  527. case hwmon_chip:
  528. return emc1403_chip_is_visible(data, attr);
  529. default:
  530. return 0;
  531. }
  532. }
  533. static const struct hwmon_channel_info * const emc1403_info[] = {
  534. HWMON_CHANNEL_INFO(chip, HWMON_C_UPDATE_INTERVAL),
  535. HWMON_CHANNEL_INFO(temp,
  536. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  537. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  538. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  539. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM,
  540. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  541. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  542. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  543. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT,
  544. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  545. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  546. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  547. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT,
  548. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  549. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  550. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  551. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT,
  552. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  553. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  554. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  555. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT,
  556. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  557. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  558. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  559. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT,
  560. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  561. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  562. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  563. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT,
  564. HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX |
  565. HWMON_T_CRIT | HWMON_T_MIN_HYST | HWMON_T_MAX_HYST |
  566. HWMON_T_CRIT_HYST | HWMON_T_MIN_ALARM |
  567. HWMON_T_MAX_ALARM | HWMON_T_CRIT_ALARM | HWMON_T_FAULT
  568. ),
  569. NULL
  570. };
  571. static const struct hwmon_ops emc1403_hwmon_ops = {
  572. .is_visible = emc1403_is_visible,
  573. .read = emc1403_read,
  574. .write = emc1403_write,
  575. };
  576. static const struct hwmon_chip_info emc1403_chip_info = {
  577. .ops = &emc1403_hwmon_ops,
  578. .info = emc1403_info,
  579. };
  580. /* Last digit of chip name indicates number of channels */
  581. static const struct i2c_device_id emc1403_idtable[] = {
  582. { "emc1402", emc1402 },
  583. { "emc1403", emc1403 },
  584. { "emc1404", emc1404 },
  585. { "emc1412", emc1402 },
  586. { "emc1413", emc1403 },
  587. { "emc1414", emc1404 },
  588. { "emc1422", emc1402 },
  589. { "emc1423", emc1403 },
  590. { "emc1424", emc1404 },
  591. { "emc1428", emc1428 },
  592. { "emc1438", emc1428 },
  593. { "emc1442", emc1402 },
  594. { }
  595. };
  596. MODULE_DEVICE_TABLE(i2c, emc1403_idtable);
  597. static int emc1403_probe(struct i2c_client *client)
  598. {
  599. struct thermal_data *data;
  600. struct device *hwmon_dev;
  601. const struct i2c_device_id *id = i2c_match_id(emc1403_idtable, client);
  602. data = devm_kzalloc(&client->dev, sizeof(struct thermal_data),
  603. GFP_KERNEL);
  604. if (!data)
  605. return -ENOMEM;
  606. data->chip = id->driver_data;
  607. data->regmap = devm_regmap_init_i2c(client, &emc1403_regmap_config);
  608. if (IS_ERR(data->regmap))
  609. return PTR_ERR(data->regmap);
  610. hwmon_dev = devm_hwmon_device_register_with_info(&client->dev,
  611. client->name, data,
  612. &emc1403_chip_info,
  613. emc1403_groups);
  614. return PTR_ERR_OR_ZERO(hwmon_dev);
  615. }
  616. static const unsigned short emc1403_address_list[] = {
  617. 0x18, 0x1c, 0x29, 0x3c, 0x4c, 0x4d, 0x5c, I2C_CLIENT_END
  618. };
  619. static struct i2c_driver sensor_emc1403 = {
  620. .class = I2C_CLASS_HWMON,
  621. .driver = {
  622. .name = "emc1403",
  623. },
  624. .detect = emc1403_detect,
  625. .probe = emc1403_probe,
  626. .id_table = emc1403_idtable,
  627. .address_list = emc1403_address_list,
  628. };
  629. module_i2c_driver(sensor_emc1403);
  630. MODULE_AUTHOR("Kalhan Trisal <kalhan.trisal@intel.com");
  631. MODULE_DESCRIPTION("emc1403 Thermal Driver");
  632. MODULE_LICENSE("GPL v2");