radeon_connectors.c 83 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524
  1. /*
  2. * Copyright 2007-8 Advanced Micro Devices, Inc.
  3. * Copyright 2008 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice shall be included in
  13. * all copies or substantial portions of the Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  19. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  20. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  21. * OTHER DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors: Dave Airlie
  24. * Alex Deucher
  25. */
  26. #include <drm/display/drm_dp_mst_helper.h>
  27. #include <drm/drm_edid.h>
  28. #include <drm/drm_crtc_helper.h>
  29. #include <drm/drm_modeset_helper_vtables.h>
  30. #include <drm/drm_probe_helper.h>
  31. #include <drm/radeon_drm.h>
  32. #include "radeon.h"
  33. #include "radeon_audio.h"
  34. #include "atom.h"
  35. #include <linux/pm_runtime.h>
  36. #include <linux/vga_switcheroo.h>
  37. void radeon_connector_hotplug(struct drm_connector *connector)
  38. {
  39. struct drm_device *dev = connector->dev;
  40. struct radeon_device *rdev = dev->dev_private;
  41. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  42. /* bail if the connector does not have hpd pin, e.g.,
  43. * VGA, TV, etc.
  44. */
  45. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE)
  46. return;
  47. radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd);
  48. /* if the connector is already off, don't turn it back on */
  49. /* FIXME: This access isn't protected by any locks. */
  50. if (connector->dpms != DRM_MODE_DPMS_ON)
  51. return;
  52. /* just deal with DP (not eDP) here. */
  53. if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) {
  54. struct radeon_connector_atom_dig *dig_connector =
  55. radeon_connector->con_priv;
  56. /* if existing sink type was not DP no need to retrain */
  57. if (dig_connector->dp_sink_type != CONNECTOR_OBJECT_ID_DISPLAYPORT)
  58. return;
  59. /* first get sink type as it may be reset after (un)plug */
  60. dig_connector->dp_sink_type = radeon_dp_getsinktype(radeon_connector);
  61. /* don't do anything if sink is not display port, i.e.,
  62. * passive dp->(dvi|hdmi) adaptor
  63. */
  64. if (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT &&
  65. radeon_hpd_sense(rdev, radeon_connector->hpd.hpd) &&
  66. radeon_dp_needs_link_train(radeon_connector)) {
  67. /* Don't start link training before we have the DPCD */
  68. if (!radeon_dp_getdpcd(radeon_connector))
  69. return;
  70. /* Turn the connector off and back on immediately, which
  71. * will trigger link training
  72. */
  73. drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
  74. drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON);
  75. }
  76. }
  77. }
  78. static void radeon_property_change_mode(struct drm_encoder *encoder)
  79. {
  80. struct drm_crtc *crtc = encoder->crtc;
  81. if (crtc && crtc->enabled) {
  82. drm_crtc_helper_set_mode(crtc, &crtc->mode,
  83. crtc->x, crtc->y, crtc->primary->fb);
  84. }
  85. }
  86. int radeon_get_monitor_bpc(struct drm_connector *connector)
  87. {
  88. struct drm_device *dev = connector->dev;
  89. struct radeon_device *rdev = dev->dev_private;
  90. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  91. struct radeon_connector_atom_dig *dig_connector;
  92. int bpc = 8;
  93. int mode_clock, max_tmds_clock;
  94. switch (connector->connector_type) {
  95. case DRM_MODE_CONNECTOR_DVII:
  96. case DRM_MODE_CONNECTOR_HDMIB:
  97. if (radeon_connector->use_digital) {
  98. if (connector->display_info.is_hdmi) {
  99. if (connector->display_info.bpc)
  100. bpc = connector->display_info.bpc;
  101. }
  102. }
  103. break;
  104. case DRM_MODE_CONNECTOR_DVID:
  105. case DRM_MODE_CONNECTOR_HDMIA:
  106. if (connector->display_info.is_hdmi) {
  107. if (connector->display_info.bpc)
  108. bpc = connector->display_info.bpc;
  109. }
  110. break;
  111. case DRM_MODE_CONNECTOR_DisplayPort:
  112. dig_connector = radeon_connector->con_priv;
  113. if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
  114. (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) ||
  115. connector->display_info.is_hdmi) {
  116. if (connector->display_info.bpc)
  117. bpc = connector->display_info.bpc;
  118. }
  119. break;
  120. case DRM_MODE_CONNECTOR_eDP:
  121. case DRM_MODE_CONNECTOR_LVDS:
  122. if (connector->display_info.bpc)
  123. bpc = connector->display_info.bpc;
  124. else if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE5(rdev)) {
  125. const struct drm_connector_helper_funcs *connector_funcs =
  126. connector->helper_private;
  127. struct drm_encoder *encoder = connector_funcs->best_encoder(connector);
  128. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  129. struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
  130. if (dig->lcd_misc & ATOM_PANEL_MISC_V13_6BIT_PER_COLOR)
  131. bpc = 6;
  132. else if (dig->lcd_misc & ATOM_PANEL_MISC_V13_8BIT_PER_COLOR)
  133. bpc = 8;
  134. }
  135. break;
  136. }
  137. if (connector->display_info.is_hdmi) {
  138. /* hdmi deep color only implemented on DCE4+ */
  139. if ((bpc > 8) && !ASIC_IS_DCE4(rdev)) {
  140. DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 8 bpc.\n",
  141. connector->name, bpc);
  142. bpc = 8;
  143. }
  144. /*
  145. * Pre DCE-8 hw can't handle > 12 bpc, and more than 12 bpc doesn't make
  146. * much sense without support for > 12 bpc framebuffers. RGB 4:4:4 at
  147. * 12 bpc is always supported on hdmi deep color sinks, as this is
  148. * required by the HDMI-1.3 spec. Clamp to a safe 12 bpc maximum.
  149. */
  150. if (bpc > 12) {
  151. DRM_DEBUG("%s: HDMI deep color %d bpc unsupported. Using 12 bpc.\n",
  152. connector->name, bpc);
  153. bpc = 12;
  154. }
  155. /* Any defined maximum tmds clock limit we must not exceed? */
  156. if (connector->display_info.max_tmds_clock > 0) {
  157. /* mode_clock is clock in kHz for mode to be modeset on this connector */
  158. mode_clock = radeon_connector->pixelclock_for_modeset;
  159. /* Maximum allowable input clock in kHz */
  160. max_tmds_clock = connector->display_info.max_tmds_clock;
  161. DRM_DEBUG("%s: hdmi mode dotclock %d kHz, max tmds input clock %d kHz.\n",
  162. connector->name, mode_clock, max_tmds_clock);
  163. /* Check if bpc is within clock limit. Try to degrade gracefully otherwise */
  164. if ((bpc == 12) && (mode_clock * 3/2 > max_tmds_clock)) {
  165. if ((connector->display_info.edid_hdmi_rgb444_dc_modes & DRM_EDID_HDMI_DC_30) &&
  166. (mode_clock * 5/4 <= max_tmds_clock))
  167. bpc = 10;
  168. else
  169. bpc = 8;
  170. DRM_DEBUG("%s: HDMI deep color 12 bpc exceeds max tmds clock. Using %d bpc.\n",
  171. connector->name, bpc);
  172. }
  173. if ((bpc == 10) && (mode_clock * 5/4 > max_tmds_clock)) {
  174. bpc = 8;
  175. DRM_DEBUG("%s: HDMI deep color 10 bpc exceeds max tmds clock. Using %d bpc.\n",
  176. connector->name, bpc);
  177. }
  178. } else if (bpc > 8) {
  179. /* max_tmds_clock missing, but hdmi spec mandates it for deep color. */
  180. DRM_DEBUG("%s: Required max tmds clock for HDMI deep color missing. Using 8 bpc.\n",
  181. connector->name);
  182. bpc = 8;
  183. }
  184. }
  185. if ((radeon_deep_color == 0) && (bpc > 8)) {
  186. DRM_DEBUG("%s: Deep color disabled. Set radeon module param deep_color=1 to enable.\n",
  187. connector->name);
  188. bpc = 8;
  189. }
  190. DRM_DEBUG("%s: Display bpc=%d, returned bpc=%d\n",
  191. connector->name, connector->display_info.bpc, bpc);
  192. return bpc;
  193. }
  194. static void
  195. radeon_connector_update_scratch_regs(struct drm_connector *connector, enum drm_connector_status status)
  196. {
  197. struct drm_device *dev = connector->dev;
  198. struct radeon_device *rdev = dev->dev_private;
  199. struct drm_encoder *best_encoder;
  200. struct drm_encoder *encoder;
  201. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  202. bool connected;
  203. best_encoder = connector_funcs->best_encoder(connector);
  204. drm_connector_for_each_possible_encoder(connector, encoder) {
  205. if ((encoder == best_encoder) && (status == connector_status_connected))
  206. connected = true;
  207. else
  208. connected = false;
  209. if (rdev->is_atom_bios)
  210. radeon_atombios_connected_scratch_regs(connector, encoder, connected);
  211. else
  212. radeon_combios_connected_scratch_regs(connector, encoder, connected);
  213. }
  214. }
  215. static struct drm_encoder *radeon_find_encoder(struct drm_connector *connector, int encoder_type)
  216. {
  217. struct drm_encoder *encoder;
  218. drm_connector_for_each_possible_encoder(connector, encoder) {
  219. if (encoder->encoder_type == encoder_type)
  220. return encoder;
  221. }
  222. return NULL;
  223. }
  224. static void radeon_connector_get_edid(struct drm_connector *connector)
  225. {
  226. struct drm_device *dev = connector->dev;
  227. struct radeon_device *rdev = dev->dev_private;
  228. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  229. if (radeon_connector->edid)
  230. return;
  231. /* on hw with routers, select right port */
  232. if (radeon_connector->router.ddc_valid)
  233. radeon_router_select_ddc_port(radeon_connector);
  234. if ((radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  235. ENCODER_OBJECT_ID_NONE) &&
  236. radeon_connector->ddc_bus->has_aux) {
  237. radeon_connector->edid = drm_get_edid(connector,
  238. &radeon_connector->ddc_bus->aux.ddc);
  239. } else if ((connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) ||
  240. (connector->connector_type == DRM_MODE_CONNECTOR_eDP)) {
  241. struct radeon_connector_atom_dig *dig = radeon_connector->con_priv;
  242. if ((dig->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT ||
  243. dig->dp_sink_type == CONNECTOR_OBJECT_ID_eDP) &&
  244. radeon_connector->ddc_bus->has_aux)
  245. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  246. &radeon_connector->ddc_bus->aux.ddc);
  247. else if (radeon_connector->ddc_bus)
  248. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  249. &radeon_connector->ddc_bus->adapter);
  250. } else if (vga_switcheroo_handler_flags() & VGA_SWITCHEROO_CAN_SWITCH_DDC &&
  251. connector->connector_type == DRM_MODE_CONNECTOR_LVDS &&
  252. radeon_connector->ddc_bus) {
  253. radeon_connector->edid = drm_get_edid_switcheroo(&radeon_connector->base,
  254. &radeon_connector->ddc_bus->adapter);
  255. } else if (radeon_connector->ddc_bus) {
  256. radeon_connector->edid = drm_get_edid(&radeon_connector->base,
  257. &radeon_connector->ddc_bus->adapter);
  258. }
  259. if (!radeon_connector->edid) {
  260. /* don't fetch the edid from the vbios if ddc fails and runpm is
  261. * enabled so we report disconnected.
  262. */
  263. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  264. return;
  265. if (rdev->is_atom_bios) {
  266. /* some laptops provide a hardcoded edid in rom for LCDs */
  267. if (((connector->connector_type == DRM_MODE_CONNECTOR_LVDS) ||
  268. (connector->connector_type == DRM_MODE_CONNECTOR_eDP)))
  269. radeon_connector->edid = radeon_bios_get_hardcoded_edid(rdev);
  270. } else {
  271. /* some servers provide a hardcoded edid in rom for KVMs */
  272. radeon_connector->edid = radeon_bios_get_hardcoded_edid(rdev);
  273. }
  274. }
  275. }
  276. static void radeon_connector_free_edid(struct drm_connector *connector)
  277. {
  278. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  279. kfree(radeon_connector->edid);
  280. radeon_connector->edid = NULL;
  281. }
  282. static int radeon_ddc_get_modes(struct drm_connector *connector)
  283. {
  284. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  285. int ret;
  286. if (radeon_connector->edid) {
  287. drm_connector_update_edid_property(connector, radeon_connector->edid);
  288. ret = drm_add_edid_modes(connector, radeon_connector->edid);
  289. return ret;
  290. }
  291. drm_connector_update_edid_property(connector, NULL);
  292. return 0;
  293. }
  294. static struct drm_encoder *radeon_best_single_encoder(struct drm_connector *connector)
  295. {
  296. struct drm_encoder *encoder;
  297. /* pick the first one */
  298. drm_connector_for_each_possible_encoder(connector, encoder)
  299. return encoder;
  300. return NULL;
  301. }
  302. static void radeon_get_native_mode(struct drm_connector *connector)
  303. {
  304. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  305. struct radeon_encoder *radeon_encoder;
  306. if (encoder == NULL)
  307. return;
  308. radeon_encoder = to_radeon_encoder(encoder);
  309. if (!list_empty(&connector->probed_modes)) {
  310. struct drm_display_mode *preferred_mode =
  311. list_first_entry(&connector->probed_modes,
  312. struct drm_display_mode, head);
  313. radeon_encoder->native_mode = *preferred_mode;
  314. } else {
  315. radeon_encoder->native_mode.clock = 0;
  316. }
  317. }
  318. /*
  319. * radeon_connector_analog_encoder_conflict_solve
  320. * - search for other connectors sharing this encoder
  321. * if priority is true, then set them disconnected if this is connected
  322. * if priority is false, set us disconnected if they are connected
  323. */
  324. static enum drm_connector_status
  325. radeon_connector_analog_encoder_conflict_solve(struct drm_connector *connector,
  326. struct drm_encoder *encoder,
  327. enum drm_connector_status current_status,
  328. bool priority)
  329. {
  330. struct drm_device *dev = connector->dev;
  331. struct drm_connector *conflict;
  332. struct radeon_connector *radeon_conflict;
  333. list_for_each_entry(conflict, &dev->mode_config.connector_list, head) {
  334. struct drm_encoder *enc;
  335. if (conflict == connector)
  336. continue;
  337. radeon_conflict = to_radeon_connector(conflict);
  338. drm_connector_for_each_possible_encoder(conflict, enc) {
  339. /* if the IDs match */
  340. if (enc == encoder) {
  341. if (conflict->status != connector_status_connected)
  342. continue;
  343. if (radeon_conflict->use_digital)
  344. continue;
  345. if (priority) {
  346. DRM_DEBUG_KMS("1: conflicting encoders switching off %s\n",
  347. conflict->name);
  348. DRM_DEBUG_KMS("in favor of %s\n",
  349. connector->name);
  350. conflict->status = connector_status_disconnected;
  351. radeon_connector_update_scratch_regs(conflict, connector_status_disconnected);
  352. } else {
  353. DRM_DEBUG_KMS("2: conflicting encoders switching off %s\n",
  354. connector->name);
  355. DRM_DEBUG_KMS("in favor of %s\n",
  356. conflict->name);
  357. current_status = connector_status_disconnected;
  358. }
  359. break;
  360. }
  361. }
  362. }
  363. return current_status;
  364. }
  365. static struct drm_display_mode *radeon_fp_native_mode(struct drm_encoder *encoder)
  366. {
  367. struct drm_device *dev = encoder->dev;
  368. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  369. struct drm_display_mode *mode = NULL;
  370. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  371. if (native_mode->hdisplay != 0 &&
  372. native_mode->vdisplay != 0 &&
  373. native_mode->clock != 0) {
  374. mode = drm_mode_duplicate(dev, native_mode);
  375. if (!mode)
  376. return NULL;
  377. mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER;
  378. drm_mode_set_name(mode);
  379. DRM_DEBUG_KMS("Adding native panel mode %s\n", mode->name);
  380. } else if (native_mode->hdisplay != 0 &&
  381. native_mode->vdisplay != 0) {
  382. /* mac laptops without an edid */
  383. /* Note that this is not necessarily the exact panel mode,
  384. * but an approximation based on the cvt formula. For these
  385. * systems we should ideally read the mode info out of the
  386. * registers or add a mode table, but this works and is much
  387. * simpler.
  388. */
  389. mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false);
  390. if (!mode)
  391. return NULL;
  392. mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER;
  393. DRM_DEBUG_KMS("Adding cvt approximation of native panel mode %s\n", mode->name);
  394. }
  395. return mode;
  396. }
  397. static void radeon_add_common_modes(struct drm_encoder *encoder, struct drm_connector *connector)
  398. {
  399. struct drm_device *dev = encoder->dev;
  400. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  401. struct drm_display_mode *mode = NULL;
  402. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  403. int i;
  404. struct mode_size {
  405. int w;
  406. int h;
  407. } common_modes[17] = {
  408. { 640, 480},
  409. { 720, 480},
  410. { 800, 600},
  411. { 848, 480},
  412. {1024, 768},
  413. {1152, 768},
  414. {1280, 720},
  415. {1280, 800},
  416. {1280, 854},
  417. {1280, 960},
  418. {1280, 1024},
  419. {1440, 900},
  420. {1400, 1050},
  421. {1680, 1050},
  422. {1600, 1200},
  423. {1920, 1080},
  424. {1920, 1200}
  425. };
  426. for (i = 0; i < 17; i++) {
  427. if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT)) {
  428. if (common_modes[i].w > 1024 ||
  429. common_modes[i].h > 768)
  430. continue;
  431. }
  432. if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
  433. if (common_modes[i].w > native_mode->hdisplay ||
  434. common_modes[i].h > native_mode->vdisplay ||
  435. (common_modes[i].w == native_mode->hdisplay &&
  436. common_modes[i].h == native_mode->vdisplay))
  437. continue;
  438. }
  439. if (common_modes[i].w < 320 || common_modes[i].h < 200)
  440. continue;
  441. mode = drm_cvt_mode(dev, common_modes[i].w, common_modes[i].h, 60, false, false, false);
  442. if (!mode)
  443. continue;
  444. drm_mode_probed_add(connector, mode);
  445. }
  446. }
  447. static int radeon_connector_set_property(struct drm_connector *connector, struct drm_property *property,
  448. uint64_t val)
  449. {
  450. struct drm_device *dev = connector->dev;
  451. struct radeon_device *rdev = dev->dev_private;
  452. struct drm_encoder *encoder;
  453. struct radeon_encoder *radeon_encoder;
  454. if (property == rdev->mode_info.coherent_mode_property) {
  455. struct radeon_encoder_atom_dig *dig;
  456. bool new_coherent_mode;
  457. /* need to find digital encoder on connector */
  458. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  459. if (!encoder)
  460. return 0;
  461. radeon_encoder = to_radeon_encoder(encoder);
  462. if (!radeon_encoder->enc_priv)
  463. return 0;
  464. dig = radeon_encoder->enc_priv;
  465. new_coherent_mode = val ? true : false;
  466. if (dig->coherent_mode != new_coherent_mode) {
  467. dig->coherent_mode = new_coherent_mode;
  468. radeon_property_change_mode(&radeon_encoder->base);
  469. }
  470. }
  471. if (property == rdev->mode_info.audio_property) {
  472. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  473. /* need to find digital encoder on connector */
  474. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  475. if (!encoder)
  476. return 0;
  477. radeon_encoder = to_radeon_encoder(encoder);
  478. if (radeon_connector->audio != val) {
  479. radeon_connector->audio = val;
  480. radeon_property_change_mode(&radeon_encoder->base);
  481. }
  482. }
  483. if (property == rdev->mode_info.dither_property) {
  484. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  485. /* need to find digital encoder on connector */
  486. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  487. if (!encoder)
  488. return 0;
  489. radeon_encoder = to_radeon_encoder(encoder);
  490. if (radeon_connector->dither != val) {
  491. radeon_connector->dither = val;
  492. radeon_property_change_mode(&radeon_encoder->base);
  493. }
  494. }
  495. if (property == rdev->mode_info.underscan_property) {
  496. /* need to find digital encoder on connector */
  497. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  498. if (!encoder)
  499. return 0;
  500. radeon_encoder = to_radeon_encoder(encoder);
  501. if (radeon_encoder->underscan_type != val) {
  502. radeon_encoder->underscan_type = val;
  503. radeon_property_change_mode(&radeon_encoder->base);
  504. }
  505. }
  506. if (property == rdev->mode_info.underscan_hborder_property) {
  507. /* need to find digital encoder on connector */
  508. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  509. if (!encoder)
  510. return 0;
  511. radeon_encoder = to_radeon_encoder(encoder);
  512. if (radeon_encoder->underscan_hborder != val) {
  513. radeon_encoder->underscan_hborder = val;
  514. radeon_property_change_mode(&radeon_encoder->base);
  515. }
  516. }
  517. if (property == rdev->mode_info.underscan_vborder_property) {
  518. /* need to find digital encoder on connector */
  519. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  520. if (!encoder)
  521. return 0;
  522. radeon_encoder = to_radeon_encoder(encoder);
  523. if (radeon_encoder->underscan_vborder != val) {
  524. radeon_encoder->underscan_vborder = val;
  525. radeon_property_change_mode(&radeon_encoder->base);
  526. }
  527. }
  528. if (property == rdev->mode_info.tv_std_property) {
  529. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TVDAC);
  530. if (!encoder) {
  531. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_DAC);
  532. }
  533. if (!encoder)
  534. return 0;
  535. radeon_encoder = to_radeon_encoder(encoder);
  536. if (!radeon_encoder->enc_priv)
  537. return 0;
  538. if (ASIC_IS_AVIVO(rdev) || radeon_r4xx_atom) {
  539. struct radeon_encoder_atom_dac *dac_int;
  540. dac_int = radeon_encoder->enc_priv;
  541. dac_int->tv_std = val;
  542. } else {
  543. struct radeon_encoder_tv_dac *dac_int;
  544. dac_int = radeon_encoder->enc_priv;
  545. dac_int->tv_std = val;
  546. }
  547. radeon_property_change_mode(&radeon_encoder->base);
  548. }
  549. if (property == rdev->mode_info.load_detect_property) {
  550. struct radeon_connector *radeon_connector =
  551. to_radeon_connector(connector);
  552. if (val == 0)
  553. radeon_connector->dac_load_detect = false;
  554. else
  555. radeon_connector->dac_load_detect = true;
  556. }
  557. if (property == rdev->mode_info.tmds_pll_property) {
  558. struct radeon_encoder_int_tmds *tmds = NULL;
  559. bool ret = false;
  560. /* need to find digital encoder on connector */
  561. encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS);
  562. if (!encoder)
  563. return 0;
  564. radeon_encoder = to_radeon_encoder(encoder);
  565. tmds = radeon_encoder->enc_priv;
  566. if (!tmds)
  567. return 0;
  568. if (val == 0) {
  569. if (rdev->is_atom_bios)
  570. ret = radeon_atombios_get_tmds_info(radeon_encoder, tmds);
  571. else
  572. ret = radeon_legacy_get_tmds_info_from_combios(radeon_encoder, tmds);
  573. }
  574. if (val == 1 || !ret)
  575. radeon_legacy_get_tmds_info_from_table(radeon_encoder, tmds);
  576. radeon_property_change_mode(&radeon_encoder->base);
  577. }
  578. if (property == dev->mode_config.scaling_mode_property) {
  579. enum radeon_rmx_type rmx_type;
  580. if (connector->encoder)
  581. radeon_encoder = to_radeon_encoder(connector->encoder);
  582. else {
  583. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  584. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  585. }
  586. switch (val) {
  587. default:
  588. case DRM_MODE_SCALE_NONE: rmx_type = RMX_OFF; break;
  589. case DRM_MODE_SCALE_CENTER: rmx_type = RMX_CENTER; break;
  590. case DRM_MODE_SCALE_ASPECT: rmx_type = RMX_ASPECT; break;
  591. case DRM_MODE_SCALE_FULLSCREEN: rmx_type = RMX_FULL; break;
  592. }
  593. if (radeon_encoder->rmx_type == rmx_type)
  594. return 0;
  595. if ((rmx_type != DRM_MODE_SCALE_NONE) &&
  596. (radeon_encoder->native_mode.clock == 0))
  597. return 0;
  598. radeon_encoder->rmx_type = rmx_type;
  599. radeon_property_change_mode(&radeon_encoder->base);
  600. }
  601. if (property == rdev->mode_info.output_csc_property) {
  602. if (connector->encoder)
  603. radeon_encoder = to_radeon_encoder(connector->encoder);
  604. else {
  605. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  606. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  607. }
  608. if (radeon_encoder->output_csc == val)
  609. return 0;
  610. radeon_encoder->output_csc = val;
  611. if (connector->encoder && connector->encoder->crtc) {
  612. struct drm_crtc *crtc = connector->encoder->crtc;
  613. struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
  614. radeon_crtc->output_csc = radeon_encoder->output_csc;
  615. /*
  616. * Our .gamma_set assumes the .gamma_store has been
  617. * prefilled and don't care about its arguments.
  618. */
  619. crtc->funcs->gamma_set(crtc, NULL, NULL, NULL, 0, NULL);
  620. }
  621. }
  622. return 0;
  623. }
  624. static void radeon_fixup_lvds_native_mode(struct drm_encoder *encoder,
  625. struct drm_connector *connector)
  626. {
  627. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  628. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  629. struct drm_display_mode *t, *mode;
  630. /* If the EDID preferred mode doesn't match the native mode, use it */
  631. list_for_each_entry_safe(mode, t, &connector->probed_modes, head) {
  632. if (mode->type & DRM_MODE_TYPE_PREFERRED) {
  633. if (mode->hdisplay != native_mode->hdisplay ||
  634. mode->vdisplay != native_mode->vdisplay)
  635. drm_mode_copy(native_mode, mode);
  636. }
  637. }
  638. /* Try to get native mode details from EDID if necessary */
  639. if (!native_mode->clock) {
  640. list_for_each_entry_safe(mode, t, &connector->probed_modes, head) {
  641. if (mode->hdisplay == native_mode->hdisplay &&
  642. mode->vdisplay == native_mode->vdisplay) {
  643. drm_mode_copy(native_mode, mode);
  644. drm_mode_set_crtcinfo(native_mode, CRTC_INTERLACE_HALVE_V);
  645. DRM_DEBUG_KMS("Determined LVDS native mode details from EDID\n");
  646. break;
  647. }
  648. }
  649. }
  650. if (!native_mode->clock) {
  651. DRM_DEBUG_KMS("No LVDS native mode details, disabling RMX\n");
  652. radeon_encoder->rmx_type = RMX_OFF;
  653. }
  654. }
  655. static int radeon_lvds_get_modes(struct drm_connector *connector)
  656. {
  657. struct drm_encoder *encoder;
  658. int ret = 0;
  659. struct drm_display_mode *mode;
  660. radeon_connector_get_edid(connector);
  661. ret = radeon_ddc_get_modes(connector);
  662. if (ret > 0) {
  663. encoder = radeon_best_single_encoder(connector);
  664. if (encoder) {
  665. radeon_fixup_lvds_native_mode(encoder, connector);
  666. /* add scaled modes */
  667. radeon_add_common_modes(encoder, connector);
  668. }
  669. return ret;
  670. }
  671. encoder = radeon_best_single_encoder(connector);
  672. if (!encoder)
  673. return 0;
  674. /* we have no EDID modes */
  675. mode = radeon_fp_native_mode(encoder);
  676. if (mode) {
  677. ret = 1;
  678. drm_mode_probed_add(connector, mode);
  679. /* add the width/height from vbios tables if available */
  680. connector->display_info.width_mm = mode->width_mm;
  681. connector->display_info.height_mm = mode->height_mm;
  682. /* add scaled modes */
  683. radeon_add_common_modes(encoder, connector);
  684. }
  685. return ret;
  686. }
  687. static enum drm_mode_status radeon_lvds_mode_valid(struct drm_connector *connector,
  688. const struct drm_display_mode *mode)
  689. {
  690. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  691. if ((mode->hdisplay < 320) || (mode->vdisplay < 240))
  692. return MODE_PANEL;
  693. if (encoder) {
  694. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  695. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  696. /* AVIVO hardware supports downscaling modes larger than the panel
  697. * to the panel size, but I'm not sure this is desirable.
  698. */
  699. if ((mode->hdisplay > native_mode->hdisplay) ||
  700. (mode->vdisplay > native_mode->vdisplay))
  701. return MODE_PANEL;
  702. /* if scaling is disabled, block non-native modes */
  703. if (radeon_encoder->rmx_type == RMX_OFF) {
  704. if ((mode->hdisplay != native_mode->hdisplay) ||
  705. (mode->vdisplay != native_mode->vdisplay))
  706. return MODE_PANEL;
  707. }
  708. }
  709. return MODE_OK;
  710. }
  711. static enum drm_connector_status
  712. radeon_lvds_detect(struct drm_connector *connector, bool force)
  713. {
  714. struct drm_device *dev = connector->dev;
  715. struct radeon_device *rdev = dev->dev_private;
  716. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  717. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  718. enum drm_connector_status ret = connector_status_disconnected;
  719. int r;
  720. if (!drm_kms_helper_is_poll_worker()) {
  721. r = pm_runtime_get_sync(connector->dev->dev);
  722. if (r < 0) {
  723. pm_runtime_put_autosuspend(connector->dev->dev);
  724. return connector_status_disconnected;
  725. }
  726. }
  727. if (encoder) {
  728. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  729. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  730. /* check if panel is valid */
  731. if (native_mode->hdisplay >= 320 && native_mode->vdisplay >= 240)
  732. ret = connector_status_connected;
  733. /* don't fetch the edid from the vbios if ddc fails and runpm is
  734. * enabled so we report disconnected.
  735. */
  736. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  737. ret = connector_status_disconnected;
  738. }
  739. /* check for edid as well */
  740. radeon_connector_get_edid(connector);
  741. if (radeon_connector->edid)
  742. ret = connector_status_connected;
  743. /* check acpi lid status ??? */
  744. radeon_connector_update_scratch_regs(connector, ret);
  745. if (!drm_kms_helper_is_poll_worker())
  746. pm_runtime_put_autosuspend(connector->dev->dev);
  747. return ret;
  748. }
  749. static void radeon_connector_unregister(struct drm_connector *connector)
  750. {
  751. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  752. if (radeon_connector->ddc_bus && radeon_connector->ddc_bus->has_aux) {
  753. drm_dp_aux_unregister(&radeon_connector->ddc_bus->aux);
  754. radeon_connector->ddc_bus->has_aux = false;
  755. }
  756. }
  757. static void radeon_connector_destroy(struct drm_connector *connector)
  758. {
  759. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  760. radeon_connector_free_edid(connector);
  761. kfree(radeon_connector->con_priv);
  762. drm_connector_unregister(connector);
  763. drm_connector_cleanup(connector);
  764. kfree(connector);
  765. }
  766. static int radeon_lvds_set_property(struct drm_connector *connector,
  767. struct drm_property *property,
  768. uint64_t value)
  769. {
  770. struct drm_device *dev = connector->dev;
  771. struct radeon_encoder *radeon_encoder;
  772. enum radeon_rmx_type rmx_type;
  773. DRM_DEBUG_KMS("\n");
  774. if (property != dev->mode_config.scaling_mode_property)
  775. return 0;
  776. if (connector->encoder)
  777. radeon_encoder = to_radeon_encoder(connector->encoder);
  778. else {
  779. const struct drm_connector_helper_funcs *connector_funcs = connector->helper_private;
  780. radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector));
  781. }
  782. switch (value) {
  783. case DRM_MODE_SCALE_NONE: rmx_type = RMX_OFF; break;
  784. case DRM_MODE_SCALE_CENTER: rmx_type = RMX_CENTER; break;
  785. case DRM_MODE_SCALE_ASPECT: rmx_type = RMX_ASPECT; break;
  786. default:
  787. case DRM_MODE_SCALE_FULLSCREEN: rmx_type = RMX_FULL; break;
  788. }
  789. if (radeon_encoder->rmx_type == rmx_type)
  790. return 0;
  791. radeon_encoder->rmx_type = rmx_type;
  792. radeon_property_change_mode(&radeon_encoder->base);
  793. return 0;
  794. }
  795. static const struct drm_connector_helper_funcs radeon_lvds_connector_helper_funcs = {
  796. .get_modes = radeon_lvds_get_modes,
  797. .mode_valid = radeon_lvds_mode_valid,
  798. .best_encoder = radeon_best_single_encoder,
  799. };
  800. static const struct drm_connector_funcs radeon_lvds_connector_funcs = {
  801. .dpms = drm_helper_connector_dpms,
  802. .detect = radeon_lvds_detect,
  803. .fill_modes = drm_helper_probe_single_connector_modes,
  804. .early_unregister = radeon_connector_unregister,
  805. .destroy = radeon_connector_destroy,
  806. .set_property = radeon_lvds_set_property,
  807. };
  808. static int radeon_vga_get_modes(struct drm_connector *connector)
  809. {
  810. int ret;
  811. radeon_connector_get_edid(connector);
  812. ret = radeon_ddc_get_modes(connector);
  813. radeon_get_native_mode(connector);
  814. return ret;
  815. }
  816. static enum drm_mode_status radeon_vga_mode_valid(struct drm_connector *connector,
  817. const struct drm_display_mode *mode)
  818. {
  819. struct drm_device *dev = connector->dev;
  820. struct radeon_device *rdev = dev->dev_private;
  821. /* XXX check mode bandwidth */
  822. if ((mode->clock / 10) > rdev->clock.max_pixel_clock)
  823. return MODE_CLOCK_HIGH;
  824. return MODE_OK;
  825. }
  826. static enum drm_connector_status
  827. radeon_vga_detect(struct drm_connector *connector, bool force)
  828. {
  829. struct drm_device *dev = connector->dev;
  830. struct radeon_device *rdev = dev->dev_private;
  831. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  832. struct drm_encoder *encoder;
  833. const struct drm_encoder_helper_funcs *encoder_funcs;
  834. bool dret = false;
  835. enum drm_connector_status ret = connector_status_disconnected;
  836. int r;
  837. if (!drm_kms_helper_is_poll_worker()) {
  838. r = pm_runtime_get_sync(connector->dev->dev);
  839. if (r < 0) {
  840. pm_runtime_put_autosuspend(connector->dev->dev);
  841. return connector_status_disconnected;
  842. }
  843. }
  844. encoder = radeon_best_single_encoder(connector);
  845. if (!encoder)
  846. ret = connector_status_disconnected;
  847. if (radeon_connector->ddc_bus)
  848. dret = radeon_ddc_probe(radeon_connector, false);
  849. if (dret) {
  850. radeon_connector->detected_by_load = false;
  851. radeon_connector_free_edid(connector);
  852. radeon_connector_get_edid(connector);
  853. if (!radeon_connector->edid) {
  854. DRM_ERROR("%s: probed a monitor but no|invalid EDID\n",
  855. connector->name);
  856. ret = connector_status_connected;
  857. } else {
  858. radeon_connector->use_digital =
  859. !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL);
  860. /* some oems have boards with separate digital and analog connectors
  861. * with a shared ddc line (often vga + hdmi)
  862. */
  863. if (radeon_connector->use_digital && radeon_connector->shared_ddc) {
  864. radeon_connector_free_edid(connector);
  865. ret = connector_status_disconnected;
  866. } else {
  867. ret = connector_status_connected;
  868. }
  869. }
  870. } else {
  871. /* if we aren't forcing don't do destructive polling */
  872. if (!force) {
  873. /* only return the previous status if we last
  874. * detected a monitor via load.
  875. */
  876. if (radeon_connector->detected_by_load)
  877. ret = connector->status;
  878. goto out;
  879. }
  880. if (radeon_connector->dac_load_detect && encoder) {
  881. encoder_funcs = encoder->helper_private;
  882. ret = encoder_funcs->detect(encoder, connector);
  883. if (ret != connector_status_disconnected)
  884. radeon_connector->detected_by_load = true;
  885. }
  886. }
  887. if (ret == connector_status_connected)
  888. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true);
  889. /* RN50 and some RV100 asics in servers often have a hardcoded EDID in the
  890. * vbios to deal with KVMs. If we have one and are not able to detect a monitor
  891. * by other means, assume the CRT is connected and use that EDID.
  892. */
  893. if ((!rdev->is_atom_bios) &&
  894. (ret == connector_status_disconnected) &&
  895. rdev->mode_info.bios_hardcoded_edid) {
  896. ret = connector_status_connected;
  897. }
  898. radeon_connector_update_scratch_regs(connector, ret);
  899. out:
  900. if (!drm_kms_helper_is_poll_worker())
  901. pm_runtime_put_autosuspend(connector->dev->dev);
  902. return ret;
  903. }
  904. static const struct drm_connector_helper_funcs radeon_vga_connector_helper_funcs = {
  905. .get_modes = radeon_vga_get_modes,
  906. .mode_valid = radeon_vga_mode_valid,
  907. .best_encoder = radeon_best_single_encoder,
  908. };
  909. static const struct drm_connector_funcs radeon_vga_connector_funcs = {
  910. .dpms = drm_helper_connector_dpms,
  911. .detect = radeon_vga_detect,
  912. .fill_modes = drm_helper_probe_single_connector_modes,
  913. .early_unregister = radeon_connector_unregister,
  914. .destroy = radeon_connector_destroy,
  915. .set_property = radeon_connector_set_property,
  916. };
  917. static int radeon_tv_get_modes(struct drm_connector *connector)
  918. {
  919. struct drm_device *dev = connector->dev;
  920. struct radeon_device *rdev = dev->dev_private;
  921. struct drm_display_mode *tv_mode;
  922. struct drm_encoder *encoder;
  923. encoder = radeon_best_single_encoder(connector);
  924. if (!encoder)
  925. return 0;
  926. /* avivo chips can scale any mode */
  927. if (rdev->family >= CHIP_RS600)
  928. /* add scaled modes */
  929. radeon_add_common_modes(encoder, connector);
  930. else {
  931. /* only 800x600 is supported right now on pre-avivo chips */
  932. tv_mode = drm_cvt_mode(dev, 800, 600, 60, false, false, false);
  933. if (!tv_mode)
  934. return 0;
  935. tv_mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
  936. drm_mode_probed_add(connector, tv_mode);
  937. }
  938. return 1;
  939. }
  940. static enum drm_mode_status radeon_tv_mode_valid(struct drm_connector *connector,
  941. const struct drm_display_mode *mode)
  942. {
  943. if ((mode->hdisplay > 1024) || (mode->vdisplay > 768))
  944. return MODE_CLOCK_RANGE;
  945. return MODE_OK;
  946. }
  947. static enum drm_connector_status
  948. radeon_tv_detect(struct drm_connector *connector, bool force)
  949. {
  950. struct drm_encoder *encoder;
  951. const struct drm_encoder_helper_funcs *encoder_funcs;
  952. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  953. enum drm_connector_status ret = connector_status_disconnected;
  954. int r;
  955. if (!radeon_connector->dac_load_detect)
  956. return ret;
  957. if (!drm_kms_helper_is_poll_worker()) {
  958. r = pm_runtime_get_sync(connector->dev->dev);
  959. if (r < 0) {
  960. pm_runtime_put_autosuspend(connector->dev->dev);
  961. return connector_status_disconnected;
  962. }
  963. }
  964. encoder = radeon_best_single_encoder(connector);
  965. if (!encoder)
  966. ret = connector_status_disconnected;
  967. else {
  968. encoder_funcs = encoder->helper_private;
  969. ret = encoder_funcs->detect(encoder, connector);
  970. }
  971. if (ret == connector_status_connected)
  972. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, false);
  973. radeon_connector_update_scratch_regs(connector, ret);
  974. if (!drm_kms_helper_is_poll_worker())
  975. pm_runtime_put_autosuspend(connector->dev->dev);
  976. return ret;
  977. }
  978. static const struct drm_connector_helper_funcs radeon_tv_connector_helper_funcs = {
  979. .get_modes = radeon_tv_get_modes,
  980. .mode_valid = radeon_tv_mode_valid,
  981. .best_encoder = radeon_best_single_encoder,
  982. };
  983. static const struct drm_connector_funcs radeon_tv_connector_funcs = {
  984. .dpms = drm_helper_connector_dpms,
  985. .detect = radeon_tv_detect,
  986. .fill_modes = drm_helper_probe_single_connector_modes,
  987. .early_unregister = radeon_connector_unregister,
  988. .destroy = radeon_connector_destroy,
  989. .set_property = radeon_connector_set_property,
  990. };
  991. static bool radeon_check_hpd_status_unchanged(struct drm_connector *connector)
  992. {
  993. struct drm_device *dev = connector->dev;
  994. struct radeon_device *rdev = dev->dev_private;
  995. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  996. enum drm_connector_status status;
  997. /* We only trust HPD on R600 and newer ASICS. */
  998. if (rdev->family >= CHIP_R600
  999. && radeon_connector->hpd.hpd != RADEON_HPD_NONE) {
  1000. if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd))
  1001. status = connector_status_connected;
  1002. else
  1003. status = connector_status_disconnected;
  1004. if (connector->status == status)
  1005. return true;
  1006. }
  1007. return false;
  1008. }
  1009. /*
  1010. * DVI is complicated
  1011. * Do a DDC probe, if DDC probe passes, get the full EDID so
  1012. * we can do analog/digital monitor detection at this point.
  1013. * If the monitor is an analog monitor or we got no DDC,
  1014. * we need to find the DAC encoder object for this connector.
  1015. * If we got no DDC, we do load detection on the DAC encoder object.
  1016. * If we got analog DDC or load detection passes on the DAC encoder
  1017. * we have to check if this analog encoder is shared with anyone else (TV)
  1018. * if its shared we have to set the other connector to disconnected.
  1019. */
  1020. static enum drm_connector_status
  1021. radeon_dvi_detect(struct drm_connector *connector, bool force)
  1022. {
  1023. struct drm_device *dev = connector->dev;
  1024. struct radeon_device *rdev = dev->dev_private;
  1025. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1026. struct drm_encoder *encoder = NULL;
  1027. const struct drm_encoder_helper_funcs *encoder_funcs;
  1028. int r;
  1029. enum drm_connector_status ret = connector_status_disconnected;
  1030. bool dret = false, broken_edid = false;
  1031. if (!drm_kms_helper_is_poll_worker()) {
  1032. r = pm_runtime_get_sync(connector->dev->dev);
  1033. if (r < 0) {
  1034. pm_runtime_put_autosuspend(connector->dev->dev);
  1035. return connector_status_disconnected;
  1036. }
  1037. }
  1038. if (radeon_connector->detected_hpd_without_ddc) {
  1039. force = true;
  1040. radeon_connector->detected_hpd_without_ddc = false;
  1041. }
  1042. if (!force && radeon_check_hpd_status_unchanged(connector)) {
  1043. ret = connector->status;
  1044. goto exit;
  1045. }
  1046. if (radeon_connector->ddc_bus) {
  1047. dret = radeon_ddc_probe(radeon_connector, false);
  1048. /* Sometimes the pins required for the DDC probe on DVI
  1049. * connectors don't make contact at the same time that the ones
  1050. * for HPD do. If the DDC probe fails even though we had an HPD
  1051. * signal, try again later */
  1052. if (!dret && !force &&
  1053. connector->status != connector_status_connected) {
  1054. DRM_DEBUG_KMS("hpd detected without ddc, retrying in 1 second\n");
  1055. radeon_connector->detected_hpd_without_ddc = true;
  1056. schedule_delayed_work(&rdev->hotplug_work,
  1057. msecs_to_jiffies(1000));
  1058. goto exit;
  1059. }
  1060. }
  1061. if (dret) {
  1062. radeon_connector->detected_by_load = false;
  1063. radeon_connector_free_edid(connector);
  1064. radeon_connector_get_edid(connector);
  1065. if (!radeon_connector->edid) {
  1066. DRM_ERROR("%s: probed a monitor but no|invalid EDID\n",
  1067. connector->name);
  1068. /* rs690 seems to have a problem with connectors not existing and always
  1069. * return a block of 0's. If we see this just stop polling on this output */
  1070. if ((rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) &&
  1071. radeon_connector->base.null_edid_counter) {
  1072. ret = connector_status_disconnected;
  1073. DRM_ERROR("%s: detected RS690 floating bus bug, stopping ddc detect\n",
  1074. connector->name);
  1075. radeon_connector->ddc_bus = NULL;
  1076. } else {
  1077. ret = connector_status_connected;
  1078. broken_edid = true; /* defer use_digital to later */
  1079. }
  1080. } else {
  1081. radeon_connector->use_digital =
  1082. !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL);
  1083. /* some oems have boards with separate digital and analog connectors
  1084. * with a shared ddc line (often vga + hdmi)
  1085. */
  1086. if ((!radeon_connector->use_digital) && radeon_connector->shared_ddc) {
  1087. radeon_connector_free_edid(connector);
  1088. ret = connector_status_disconnected;
  1089. } else {
  1090. ret = connector_status_connected;
  1091. }
  1092. /* This gets complicated. We have boards with VGA + HDMI with a
  1093. * shared DDC line and we have boards with DVI-D + HDMI with a shared
  1094. * DDC line. The latter is more complex because with DVI<->HDMI adapters
  1095. * you don't really know what's connected to which port as both are digital.
  1096. */
  1097. if (radeon_connector->shared_ddc && (ret == connector_status_connected)) {
  1098. struct drm_connector *list_connector;
  1099. struct radeon_connector *list_radeon_connector;
  1100. list_for_each_entry(list_connector, &dev->mode_config.connector_list, head) {
  1101. if (connector == list_connector)
  1102. continue;
  1103. list_radeon_connector = to_radeon_connector(list_connector);
  1104. if (list_radeon_connector->shared_ddc &&
  1105. (list_radeon_connector->ddc_bus->rec.i2c_id ==
  1106. radeon_connector->ddc_bus->rec.i2c_id)) {
  1107. /* cases where both connectors are digital */
  1108. if (list_connector->connector_type != DRM_MODE_CONNECTOR_VGA) {
  1109. /* hpd is our only option in this case */
  1110. if (!radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) {
  1111. radeon_connector_free_edid(connector);
  1112. ret = connector_status_disconnected;
  1113. }
  1114. }
  1115. }
  1116. }
  1117. }
  1118. }
  1119. }
  1120. if ((ret == connector_status_connected) && (radeon_connector->use_digital == true))
  1121. goto out;
  1122. /* DVI-D and HDMI-A are digital only */
  1123. if ((connector->connector_type == DRM_MODE_CONNECTOR_DVID) ||
  1124. (connector->connector_type == DRM_MODE_CONNECTOR_HDMIA))
  1125. goto out;
  1126. /* if we aren't forcing don't do destructive polling */
  1127. if (!force) {
  1128. /* only return the previous status if we last
  1129. * detected a monitor via load.
  1130. */
  1131. if (radeon_connector->detected_by_load)
  1132. ret = connector->status;
  1133. goto out;
  1134. }
  1135. /* find analog encoder */
  1136. if (radeon_connector->dac_load_detect) {
  1137. drm_connector_for_each_possible_encoder(connector, encoder) {
  1138. if (encoder->encoder_type != DRM_MODE_ENCODER_DAC &&
  1139. encoder->encoder_type != DRM_MODE_ENCODER_TVDAC)
  1140. continue;
  1141. encoder_funcs = encoder->helper_private;
  1142. if (encoder_funcs->detect) {
  1143. if (!broken_edid) {
  1144. if (ret != connector_status_connected) {
  1145. /* deal with analog monitors without DDC */
  1146. ret = encoder_funcs->detect(encoder, connector);
  1147. if (ret == connector_status_connected) {
  1148. radeon_connector->use_digital = false;
  1149. }
  1150. if (ret != connector_status_disconnected)
  1151. radeon_connector->detected_by_load = true;
  1152. }
  1153. } else {
  1154. enum drm_connector_status lret;
  1155. /* assume digital unless load detected otherwise */
  1156. radeon_connector->use_digital = true;
  1157. lret = encoder_funcs->detect(encoder, connector);
  1158. DRM_DEBUG_KMS("load_detect %x returned: %x\n", encoder->encoder_type, lret);
  1159. if (lret == connector_status_connected)
  1160. radeon_connector->use_digital = false;
  1161. }
  1162. break;
  1163. }
  1164. }
  1165. }
  1166. if ((ret == connector_status_connected) && (radeon_connector->use_digital == false) &&
  1167. encoder) {
  1168. ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true);
  1169. }
  1170. /* RN50 and some RV100 asics in servers often have a hardcoded EDID in the
  1171. * vbios to deal with KVMs. If we have one and are not able to detect a monitor
  1172. * by other means, assume the DFP is connected and use that EDID. In most
  1173. * cases the DVI port is actually a virtual KVM port connected to the service
  1174. * processor.
  1175. */
  1176. out:
  1177. if ((!rdev->is_atom_bios) &&
  1178. (ret == connector_status_disconnected) &&
  1179. rdev->mode_info.bios_hardcoded_edid) {
  1180. radeon_connector->use_digital = true;
  1181. ret = connector_status_connected;
  1182. }
  1183. /* updated in get modes as well since we need to know if it's analog or digital */
  1184. radeon_connector_update_scratch_regs(connector, ret);
  1185. if ((radeon_audio != 0) && radeon_connector->use_digital) {
  1186. const struct drm_connector_helper_funcs *connector_funcs =
  1187. connector->helper_private;
  1188. encoder = connector_funcs->best_encoder(connector);
  1189. if (encoder && (encoder->encoder_type == DRM_MODE_ENCODER_TMDS)) {
  1190. radeon_connector_get_edid(connector);
  1191. radeon_audio_detect(connector, encoder, ret);
  1192. }
  1193. }
  1194. exit:
  1195. if (!drm_kms_helper_is_poll_worker())
  1196. pm_runtime_put_autosuspend(connector->dev->dev);
  1197. return ret;
  1198. }
  1199. /* okay need to be smart in here about which encoder to pick */
  1200. static struct drm_encoder *radeon_dvi_encoder(struct drm_connector *connector)
  1201. {
  1202. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1203. struct drm_encoder *encoder;
  1204. drm_connector_for_each_possible_encoder(connector, encoder) {
  1205. if (radeon_connector->use_digital == true) {
  1206. if (encoder->encoder_type == DRM_MODE_ENCODER_TMDS)
  1207. return encoder;
  1208. } else {
  1209. if (encoder->encoder_type == DRM_MODE_ENCODER_DAC ||
  1210. encoder->encoder_type == DRM_MODE_ENCODER_TVDAC)
  1211. return encoder;
  1212. }
  1213. }
  1214. /* see if we have a default encoder TODO */
  1215. /* then check use digitial */
  1216. /* pick the first one */
  1217. drm_connector_for_each_possible_encoder(connector, encoder)
  1218. return encoder;
  1219. return NULL;
  1220. }
  1221. static void radeon_dvi_force(struct drm_connector *connector)
  1222. {
  1223. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1224. if (connector->force == DRM_FORCE_ON)
  1225. radeon_connector->use_digital = false;
  1226. if (connector->force == DRM_FORCE_ON_DIGITAL)
  1227. radeon_connector->use_digital = true;
  1228. }
  1229. static enum drm_mode_status radeon_dvi_mode_valid(struct drm_connector *connector,
  1230. const struct drm_display_mode *mode)
  1231. {
  1232. struct drm_device *dev = connector->dev;
  1233. struct radeon_device *rdev = dev->dev_private;
  1234. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1235. /* XXX check mode bandwidth */
  1236. /* clocks over 135 MHz have heat issues with DVI on RV100 */
  1237. if (radeon_connector->use_digital &&
  1238. (rdev->family == CHIP_RV100) &&
  1239. (mode->clock > 135000))
  1240. return MODE_CLOCK_HIGH;
  1241. if (radeon_connector->use_digital && (mode->clock > 165000)) {
  1242. if ((radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I) ||
  1243. (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D) ||
  1244. (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_HDMI_TYPE_B))
  1245. return MODE_OK;
  1246. else if (ASIC_IS_DCE6(rdev) && connector->display_info.is_hdmi) {
  1247. /* HDMI 1.3+ supports max clock of 340 Mhz */
  1248. if (mode->clock > 340000)
  1249. return MODE_CLOCK_HIGH;
  1250. else
  1251. return MODE_OK;
  1252. } else {
  1253. return MODE_CLOCK_HIGH;
  1254. }
  1255. }
  1256. /* check against the max pixel clock */
  1257. if ((mode->clock / 10) > rdev->clock.max_pixel_clock)
  1258. return MODE_CLOCK_HIGH;
  1259. return MODE_OK;
  1260. }
  1261. static const struct drm_connector_helper_funcs radeon_dvi_connector_helper_funcs = {
  1262. .get_modes = radeon_vga_get_modes,
  1263. .mode_valid = radeon_dvi_mode_valid,
  1264. .best_encoder = radeon_dvi_encoder,
  1265. };
  1266. static const struct drm_connector_funcs radeon_dvi_connector_funcs = {
  1267. .dpms = drm_helper_connector_dpms,
  1268. .detect = radeon_dvi_detect,
  1269. .fill_modes = drm_helper_probe_single_connector_modes,
  1270. .set_property = radeon_connector_set_property,
  1271. .early_unregister = radeon_connector_unregister,
  1272. .destroy = radeon_connector_destroy,
  1273. .force = radeon_dvi_force,
  1274. };
  1275. static int radeon_dp_get_modes(struct drm_connector *connector)
  1276. {
  1277. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1278. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1279. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1280. int ret;
  1281. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1282. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1283. struct drm_display_mode *mode;
  1284. if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) {
  1285. if (!radeon_dig_connector->edp_on)
  1286. atombios_set_edp_panel_power(connector,
  1287. ATOM_TRANSMITTER_ACTION_POWER_ON);
  1288. radeon_connector_get_edid(connector);
  1289. ret = radeon_ddc_get_modes(connector);
  1290. if (!radeon_dig_connector->edp_on)
  1291. atombios_set_edp_panel_power(connector,
  1292. ATOM_TRANSMITTER_ACTION_POWER_OFF);
  1293. } else {
  1294. /* need to setup ddc on the bridge */
  1295. if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1296. ENCODER_OBJECT_ID_NONE) {
  1297. if (encoder)
  1298. radeon_atom_ext_encoder_setup_ddc(encoder);
  1299. }
  1300. radeon_connector_get_edid(connector);
  1301. ret = radeon_ddc_get_modes(connector);
  1302. }
  1303. if (ret > 0) {
  1304. if (encoder) {
  1305. radeon_fixup_lvds_native_mode(encoder, connector);
  1306. /* add scaled modes */
  1307. radeon_add_common_modes(encoder, connector);
  1308. }
  1309. return ret;
  1310. }
  1311. if (!encoder)
  1312. return 0;
  1313. /* we have no EDID modes */
  1314. mode = radeon_fp_native_mode(encoder);
  1315. if (mode) {
  1316. ret = 1;
  1317. drm_mode_probed_add(connector, mode);
  1318. /* add the width/height from vbios tables if available */
  1319. connector->display_info.width_mm = mode->width_mm;
  1320. connector->display_info.height_mm = mode->height_mm;
  1321. /* add scaled modes */
  1322. radeon_add_common_modes(encoder, connector);
  1323. }
  1324. } else {
  1325. /* need to setup ddc on the bridge */
  1326. if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1327. ENCODER_OBJECT_ID_NONE) {
  1328. if (encoder)
  1329. radeon_atom_ext_encoder_setup_ddc(encoder);
  1330. }
  1331. radeon_connector_get_edid(connector);
  1332. ret = radeon_ddc_get_modes(connector);
  1333. radeon_get_native_mode(connector);
  1334. }
  1335. return ret;
  1336. }
  1337. u16 radeon_connector_encoder_get_dp_bridge_encoder_id(struct drm_connector *connector)
  1338. {
  1339. struct drm_encoder *encoder;
  1340. struct radeon_encoder *radeon_encoder;
  1341. drm_connector_for_each_possible_encoder(connector, encoder) {
  1342. radeon_encoder = to_radeon_encoder(encoder);
  1343. switch (radeon_encoder->encoder_id) {
  1344. case ENCODER_OBJECT_ID_TRAVIS:
  1345. case ENCODER_OBJECT_ID_NUTMEG:
  1346. return radeon_encoder->encoder_id;
  1347. default:
  1348. break;
  1349. }
  1350. }
  1351. return ENCODER_OBJECT_ID_NONE;
  1352. }
  1353. static bool radeon_connector_encoder_is_hbr2(struct drm_connector *connector)
  1354. {
  1355. struct drm_encoder *encoder;
  1356. struct radeon_encoder *radeon_encoder;
  1357. bool found = false;
  1358. drm_connector_for_each_possible_encoder(connector, encoder) {
  1359. radeon_encoder = to_radeon_encoder(encoder);
  1360. if (radeon_encoder->caps & ATOM_ENCODER_CAP_RECORD_HBR2)
  1361. found = true;
  1362. }
  1363. return found;
  1364. }
  1365. bool radeon_connector_is_dp12_capable(struct drm_connector *connector)
  1366. {
  1367. struct drm_device *dev = connector->dev;
  1368. struct radeon_device *rdev = dev->dev_private;
  1369. if (ASIC_IS_DCE5(rdev) &&
  1370. (rdev->clock.default_dispclk >= 53900) &&
  1371. radeon_connector_encoder_is_hbr2(connector)) {
  1372. return true;
  1373. }
  1374. return false;
  1375. }
  1376. static enum drm_connector_status
  1377. radeon_dp_detect(struct drm_connector *connector, bool force)
  1378. {
  1379. struct drm_device *dev = connector->dev;
  1380. struct radeon_device *rdev = dev->dev_private;
  1381. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1382. enum drm_connector_status ret = connector_status_disconnected;
  1383. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1384. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1385. int r;
  1386. if (!drm_kms_helper_is_poll_worker()) {
  1387. r = pm_runtime_get_sync(connector->dev->dev);
  1388. if (r < 0) {
  1389. pm_runtime_put_autosuspend(connector->dev->dev);
  1390. return connector_status_disconnected;
  1391. }
  1392. }
  1393. if (!force && radeon_check_hpd_status_unchanged(connector)) {
  1394. ret = connector->status;
  1395. goto out;
  1396. }
  1397. radeon_connector_free_edid(connector);
  1398. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1399. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1400. if (encoder) {
  1401. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  1402. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  1403. /* check if panel is valid */
  1404. if (native_mode->hdisplay >= 320 && native_mode->vdisplay >= 240)
  1405. ret = connector_status_connected;
  1406. /* don't fetch the edid from the vbios if ddc fails and runpm is
  1407. * enabled so we report disconnected.
  1408. */
  1409. if ((rdev->flags & RADEON_IS_PX) && (radeon_runtime_pm != 0))
  1410. ret = connector_status_disconnected;
  1411. }
  1412. /* eDP is always DP */
  1413. radeon_dig_connector->dp_sink_type = CONNECTOR_OBJECT_ID_DISPLAYPORT;
  1414. if (!radeon_dig_connector->edp_on)
  1415. atombios_set_edp_panel_power(connector,
  1416. ATOM_TRANSMITTER_ACTION_POWER_ON);
  1417. if (radeon_dp_getdpcd(radeon_connector))
  1418. ret = connector_status_connected;
  1419. if (!radeon_dig_connector->edp_on)
  1420. atombios_set_edp_panel_power(connector,
  1421. ATOM_TRANSMITTER_ACTION_POWER_OFF);
  1422. } else if (radeon_connector_encoder_get_dp_bridge_encoder_id(connector) !=
  1423. ENCODER_OBJECT_ID_NONE) {
  1424. /* DP bridges are always DP */
  1425. radeon_dig_connector->dp_sink_type = CONNECTOR_OBJECT_ID_DISPLAYPORT;
  1426. /* get the DPCD from the bridge */
  1427. radeon_dp_getdpcd(radeon_connector);
  1428. if (encoder) {
  1429. /* setup ddc on the bridge */
  1430. radeon_atom_ext_encoder_setup_ddc(encoder);
  1431. /* bridge chips are always aux */
  1432. if (radeon_ddc_probe(radeon_connector, true)) /* try DDC */
  1433. ret = connector_status_connected;
  1434. else if (radeon_connector->dac_load_detect) { /* try load detection */
  1435. const struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
  1436. ret = encoder_funcs->detect(encoder, connector);
  1437. }
  1438. }
  1439. } else {
  1440. radeon_dig_connector->dp_sink_type = radeon_dp_getsinktype(radeon_connector);
  1441. if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) {
  1442. ret = connector_status_connected;
  1443. if (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT)
  1444. radeon_dp_getdpcd(radeon_connector);
  1445. } else {
  1446. if (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) {
  1447. if (radeon_dp_getdpcd(radeon_connector))
  1448. ret = connector_status_connected;
  1449. } else {
  1450. /* try non-aux ddc (DP to DVI/HDMI/etc. adapter) */
  1451. if (radeon_ddc_probe(radeon_connector, false))
  1452. ret = connector_status_connected;
  1453. }
  1454. }
  1455. }
  1456. radeon_connector_update_scratch_regs(connector, ret);
  1457. if ((radeon_audio != 0) && encoder) {
  1458. radeon_connector_get_edid(connector);
  1459. radeon_audio_detect(connector, encoder, ret);
  1460. }
  1461. out:
  1462. if (!drm_kms_helper_is_poll_worker())
  1463. pm_runtime_put_autosuspend(connector->dev->dev);
  1464. return ret;
  1465. }
  1466. static enum drm_mode_status radeon_dp_mode_valid(struct drm_connector *connector,
  1467. const struct drm_display_mode *mode)
  1468. {
  1469. struct drm_device *dev = connector->dev;
  1470. struct radeon_device *rdev = dev->dev_private;
  1471. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1472. struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv;
  1473. /* XXX check mode bandwidth */
  1474. if ((connector->connector_type == DRM_MODE_CONNECTOR_eDP) ||
  1475. (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)) {
  1476. struct drm_encoder *encoder = radeon_best_single_encoder(connector);
  1477. if ((mode->hdisplay < 320) || (mode->vdisplay < 240))
  1478. return MODE_PANEL;
  1479. if (encoder) {
  1480. struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
  1481. struct drm_display_mode *native_mode = &radeon_encoder->native_mode;
  1482. /* AVIVO hardware supports downscaling modes larger than the panel
  1483. * to the panel size, but I'm not sure this is desirable.
  1484. */
  1485. if ((mode->hdisplay > native_mode->hdisplay) ||
  1486. (mode->vdisplay > native_mode->vdisplay))
  1487. return MODE_PANEL;
  1488. /* if scaling is disabled, block non-native modes */
  1489. if (radeon_encoder->rmx_type == RMX_OFF) {
  1490. if ((mode->hdisplay != native_mode->hdisplay) ||
  1491. (mode->vdisplay != native_mode->vdisplay))
  1492. return MODE_PANEL;
  1493. }
  1494. }
  1495. } else {
  1496. if ((radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
  1497. (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) {
  1498. return radeon_dp_mode_valid_helper(connector, mode);
  1499. } else {
  1500. if (ASIC_IS_DCE6(rdev) && connector->display_info.is_hdmi) {
  1501. /* HDMI 1.3+ supports max clock of 340 Mhz */
  1502. if (mode->clock > 340000)
  1503. return MODE_CLOCK_HIGH;
  1504. } else {
  1505. if (mode->clock > 165000)
  1506. return MODE_CLOCK_HIGH;
  1507. }
  1508. }
  1509. }
  1510. return MODE_OK;
  1511. }
  1512. static int
  1513. radeon_connector_late_register(struct drm_connector *connector)
  1514. {
  1515. struct radeon_connector *radeon_connector = to_radeon_connector(connector);
  1516. int r = 0;
  1517. if (radeon_connector->ddc_bus->has_aux) {
  1518. radeon_connector->ddc_bus->aux.dev = radeon_connector->base.kdev;
  1519. r = drm_dp_aux_register(&radeon_connector->ddc_bus->aux);
  1520. }
  1521. return r;
  1522. }
  1523. static const struct drm_connector_helper_funcs radeon_dp_connector_helper_funcs = {
  1524. .get_modes = radeon_dp_get_modes,
  1525. .mode_valid = radeon_dp_mode_valid,
  1526. .best_encoder = radeon_dvi_encoder,
  1527. };
  1528. static const struct drm_connector_funcs radeon_dp_connector_funcs = {
  1529. .dpms = drm_helper_connector_dpms,
  1530. .detect = radeon_dp_detect,
  1531. .fill_modes = drm_helper_probe_single_connector_modes,
  1532. .set_property = radeon_connector_set_property,
  1533. .early_unregister = radeon_connector_unregister,
  1534. .destroy = radeon_connector_destroy,
  1535. .force = radeon_dvi_force,
  1536. .late_register = radeon_connector_late_register,
  1537. };
  1538. static const struct drm_connector_funcs radeon_edp_connector_funcs = {
  1539. .dpms = drm_helper_connector_dpms,
  1540. .detect = radeon_dp_detect,
  1541. .fill_modes = drm_helper_probe_single_connector_modes,
  1542. .set_property = radeon_lvds_set_property,
  1543. .early_unregister = radeon_connector_unregister,
  1544. .destroy = radeon_connector_destroy,
  1545. .force = radeon_dvi_force,
  1546. .late_register = radeon_connector_late_register,
  1547. };
  1548. static const struct drm_connector_funcs radeon_lvds_bridge_connector_funcs = {
  1549. .dpms = drm_helper_connector_dpms,
  1550. .detect = radeon_dp_detect,
  1551. .fill_modes = drm_helper_probe_single_connector_modes,
  1552. .set_property = radeon_lvds_set_property,
  1553. .early_unregister = radeon_connector_unregister,
  1554. .destroy = radeon_connector_destroy,
  1555. .force = radeon_dvi_force,
  1556. .late_register = radeon_connector_late_register,
  1557. };
  1558. void
  1559. radeon_add_atom_connector(struct drm_device *dev,
  1560. uint32_t connector_id,
  1561. uint32_t supported_device,
  1562. int connector_type,
  1563. struct radeon_i2c_bus_rec *i2c_bus,
  1564. uint32_t igp_lane_info,
  1565. uint16_t connector_object_id,
  1566. struct radeon_hpd *hpd,
  1567. struct radeon_router *router)
  1568. {
  1569. struct radeon_device *rdev = dev->dev_private;
  1570. struct drm_connector *connector;
  1571. struct radeon_connector *radeon_connector;
  1572. struct radeon_connector_atom_dig *radeon_dig_connector;
  1573. struct drm_encoder *encoder;
  1574. struct radeon_encoder *radeon_encoder;
  1575. struct i2c_adapter *ddc = NULL;
  1576. uint32_t subpixel_order = SubPixelNone;
  1577. bool shared_ddc = false;
  1578. bool is_dp_bridge = false;
  1579. bool has_aux = false;
  1580. if (connector_type == DRM_MODE_CONNECTOR_Unknown)
  1581. return;
  1582. /* if the user selected tv=0 don't try and add the connector */
  1583. if (((connector_type == DRM_MODE_CONNECTOR_SVIDEO) ||
  1584. (connector_type == DRM_MODE_CONNECTOR_Composite) ||
  1585. (connector_type == DRM_MODE_CONNECTOR_9PinDIN)) &&
  1586. (radeon_tv == 0))
  1587. return;
  1588. /* see if we already added it */
  1589. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  1590. radeon_connector = to_radeon_connector(connector);
  1591. if (radeon_connector->connector_id == connector_id) {
  1592. radeon_connector->devices |= supported_device;
  1593. return;
  1594. }
  1595. if (radeon_connector->ddc_bus && i2c_bus->valid) {
  1596. if (radeon_connector->ddc_bus->rec.i2c_id == i2c_bus->i2c_id) {
  1597. radeon_connector->shared_ddc = true;
  1598. shared_ddc = true;
  1599. }
  1600. if (radeon_connector->router_bus && router->ddc_valid &&
  1601. (radeon_connector->router.router_id == router->router_id)) {
  1602. radeon_connector->shared_ddc = false;
  1603. shared_ddc = false;
  1604. }
  1605. }
  1606. }
  1607. /* check if it's a dp bridge */
  1608. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  1609. radeon_encoder = to_radeon_encoder(encoder);
  1610. if (radeon_encoder->devices & supported_device) {
  1611. switch (radeon_encoder->encoder_id) {
  1612. case ENCODER_OBJECT_ID_TRAVIS:
  1613. case ENCODER_OBJECT_ID_NUTMEG:
  1614. is_dp_bridge = true;
  1615. break;
  1616. default:
  1617. break;
  1618. }
  1619. }
  1620. }
  1621. radeon_connector = kzalloc_obj(struct radeon_connector);
  1622. if (!radeon_connector)
  1623. return;
  1624. connector = &radeon_connector->base;
  1625. radeon_connector->connector_id = connector_id;
  1626. radeon_connector->devices = supported_device;
  1627. radeon_connector->shared_ddc = shared_ddc;
  1628. radeon_connector->connector_object_id = connector_object_id;
  1629. radeon_connector->hpd = *hpd;
  1630. radeon_connector->router = *router;
  1631. if (router->ddc_valid || router->cd_valid) {
  1632. radeon_connector->router_bus = radeon_i2c_lookup(rdev, &router->i2c_info);
  1633. if (!radeon_connector->router_bus)
  1634. DRM_ERROR("Failed to assign router i2c bus! Check dmesg for i2c errors.\n");
  1635. }
  1636. if (is_dp_bridge) {
  1637. radeon_dig_connector = kzalloc_obj(struct radeon_connector_atom_dig);
  1638. if (!radeon_dig_connector)
  1639. goto failed;
  1640. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1641. radeon_connector->con_priv = radeon_dig_connector;
  1642. if (i2c_bus->valid) {
  1643. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1644. if (radeon_connector->ddc_bus) {
  1645. has_aux = true;
  1646. ddc = &radeon_connector->ddc_bus->adapter;
  1647. } else {
  1648. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1649. }
  1650. }
  1651. switch (connector_type) {
  1652. case DRM_MODE_CONNECTOR_VGA:
  1653. case DRM_MODE_CONNECTOR_DVIA:
  1654. default:
  1655. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1656. &radeon_dp_connector_funcs,
  1657. connector_type,
  1658. ddc);
  1659. drm_connector_helper_add(&radeon_connector->base,
  1660. &radeon_dp_connector_helper_funcs);
  1661. connector->interlace_allowed = true;
  1662. connector->doublescan_allowed = true;
  1663. radeon_connector->dac_load_detect = true;
  1664. drm_object_attach_property(&radeon_connector->base.base,
  1665. rdev->mode_info.load_detect_property,
  1666. 1);
  1667. drm_object_attach_property(&radeon_connector->base.base,
  1668. dev->mode_config.scaling_mode_property,
  1669. DRM_MODE_SCALE_NONE);
  1670. if (ASIC_IS_DCE5(rdev))
  1671. drm_object_attach_property(&radeon_connector->base.base,
  1672. rdev->mode_info.output_csc_property,
  1673. RADEON_OUTPUT_CSC_BYPASS);
  1674. break;
  1675. case DRM_MODE_CONNECTOR_DVII:
  1676. case DRM_MODE_CONNECTOR_DVID:
  1677. case DRM_MODE_CONNECTOR_HDMIA:
  1678. case DRM_MODE_CONNECTOR_HDMIB:
  1679. case DRM_MODE_CONNECTOR_DisplayPort:
  1680. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1681. &radeon_dp_connector_funcs,
  1682. connector_type,
  1683. ddc);
  1684. drm_connector_helper_add(&radeon_connector->base,
  1685. &radeon_dp_connector_helper_funcs);
  1686. drm_object_attach_property(&radeon_connector->base.base,
  1687. rdev->mode_info.underscan_property,
  1688. UNDERSCAN_OFF);
  1689. drm_object_attach_property(&radeon_connector->base.base,
  1690. rdev->mode_info.underscan_hborder_property,
  1691. 0);
  1692. drm_object_attach_property(&radeon_connector->base.base,
  1693. rdev->mode_info.underscan_vborder_property,
  1694. 0);
  1695. drm_object_attach_property(&radeon_connector->base.base,
  1696. dev->mode_config.scaling_mode_property,
  1697. DRM_MODE_SCALE_NONE);
  1698. drm_object_attach_property(&radeon_connector->base.base,
  1699. rdev->mode_info.dither_property,
  1700. RADEON_FMT_DITHER_DISABLE);
  1701. if (radeon_audio != 0) {
  1702. drm_object_attach_property(&radeon_connector->base.base,
  1703. rdev->mode_info.audio_property,
  1704. RADEON_AUDIO_AUTO);
  1705. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1706. }
  1707. if (ASIC_IS_DCE5(rdev))
  1708. drm_object_attach_property(&radeon_connector->base.base,
  1709. rdev->mode_info.output_csc_property,
  1710. RADEON_OUTPUT_CSC_BYPASS);
  1711. subpixel_order = SubPixelHorizontalRGB;
  1712. connector->interlace_allowed = true;
  1713. if (connector_type == DRM_MODE_CONNECTOR_HDMIB)
  1714. connector->doublescan_allowed = true;
  1715. else
  1716. connector->doublescan_allowed = false;
  1717. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  1718. radeon_connector->dac_load_detect = true;
  1719. drm_object_attach_property(&radeon_connector->base.base,
  1720. rdev->mode_info.load_detect_property,
  1721. 1);
  1722. }
  1723. break;
  1724. case DRM_MODE_CONNECTOR_LVDS:
  1725. case DRM_MODE_CONNECTOR_eDP:
  1726. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1727. &radeon_lvds_bridge_connector_funcs,
  1728. connector_type,
  1729. ddc);
  1730. drm_connector_helper_add(&radeon_connector->base,
  1731. &radeon_dp_connector_helper_funcs);
  1732. drm_object_attach_property(&radeon_connector->base.base,
  1733. dev->mode_config.scaling_mode_property,
  1734. DRM_MODE_SCALE_FULLSCREEN);
  1735. subpixel_order = SubPixelHorizontalRGB;
  1736. connector->interlace_allowed = false;
  1737. connector->doublescan_allowed = false;
  1738. break;
  1739. }
  1740. } else {
  1741. switch (connector_type) {
  1742. case DRM_MODE_CONNECTOR_VGA:
  1743. if (i2c_bus->valid) {
  1744. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1745. if (!radeon_connector->ddc_bus)
  1746. DRM_ERROR("VGA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1747. else
  1748. ddc = &radeon_connector->ddc_bus->adapter;
  1749. }
  1750. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1751. &radeon_vga_connector_funcs,
  1752. connector_type,
  1753. ddc);
  1754. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  1755. radeon_connector->dac_load_detect = true;
  1756. drm_object_attach_property(&radeon_connector->base.base,
  1757. rdev->mode_info.load_detect_property,
  1758. 1);
  1759. if (ASIC_IS_AVIVO(rdev))
  1760. drm_object_attach_property(&radeon_connector->base.base,
  1761. dev->mode_config.scaling_mode_property,
  1762. DRM_MODE_SCALE_NONE);
  1763. if (ASIC_IS_DCE5(rdev))
  1764. drm_object_attach_property(&radeon_connector->base.base,
  1765. rdev->mode_info.output_csc_property,
  1766. RADEON_OUTPUT_CSC_BYPASS);
  1767. /* no HPD on analog connectors */
  1768. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  1769. connector->interlace_allowed = true;
  1770. connector->doublescan_allowed = true;
  1771. break;
  1772. case DRM_MODE_CONNECTOR_DVIA:
  1773. if (i2c_bus->valid) {
  1774. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1775. if (!radeon_connector->ddc_bus)
  1776. DRM_ERROR("DVIA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1777. else
  1778. ddc = &radeon_connector->ddc_bus->adapter;
  1779. }
  1780. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1781. &radeon_vga_connector_funcs,
  1782. connector_type,
  1783. ddc);
  1784. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  1785. radeon_connector->dac_load_detect = true;
  1786. drm_object_attach_property(&radeon_connector->base.base,
  1787. rdev->mode_info.load_detect_property,
  1788. 1);
  1789. if (ASIC_IS_AVIVO(rdev))
  1790. drm_object_attach_property(&radeon_connector->base.base,
  1791. dev->mode_config.scaling_mode_property,
  1792. DRM_MODE_SCALE_NONE);
  1793. if (ASIC_IS_DCE5(rdev))
  1794. drm_object_attach_property(&radeon_connector->base.base,
  1795. rdev->mode_info.output_csc_property,
  1796. RADEON_OUTPUT_CSC_BYPASS);
  1797. /* no HPD on analog connectors */
  1798. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  1799. connector->interlace_allowed = true;
  1800. connector->doublescan_allowed = true;
  1801. break;
  1802. case DRM_MODE_CONNECTOR_DVII:
  1803. case DRM_MODE_CONNECTOR_DVID:
  1804. radeon_dig_connector = kzalloc_obj(struct radeon_connector_atom_dig);
  1805. if (!radeon_dig_connector)
  1806. goto failed;
  1807. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1808. radeon_connector->con_priv = radeon_dig_connector;
  1809. if (i2c_bus->valid) {
  1810. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1811. if (!radeon_connector->ddc_bus)
  1812. DRM_ERROR("DVI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1813. else
  1814. ddc = &radeon_connector->ddc_bus->adapter;
  1815. }
  1816. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1817. &radeon_dvi_connector_funcs,
  1818. connector_type,
  1819. ddc);
  1820. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  1821. subpixel_order = SubPixelHorizontalRGB;
  1822. drm_object_attach_property(&radeon_connector->base.base,
  1823. rdev->mode_info.coherent_mode_property,
  1824. 1);
  1825. if (ASIC_IS_AVIVO(rdev)) {
  1826. drm_object_attach_property(&radeon_connector->base.base,
  1827. rdev->mode_info.underscan_property,
  1828. UNDERSCAN_OFF);
  1829. drm_object_attach_property(&radeon_connector->base.base,
  1830. rdev->mode_info.underscan_hborder_property,
  1831. 0);
  1832. drm_object_attach_property(&radeon_connector->base.base,
  1833. rdev->mode_info.underscan_vborder_property,
  1834. 0);
  1835. drm_object_attach_property(&radeon_connector->base.base,
  1836. rdev->mode_info.dither_property,
  1837. RADEON_FMT_DITHER_DISABLE);
  1838. drm_object_attach_property(&radeon_connector->base.base,
  1839. dev->mode_config.scaling_mode_property,
  1840. DRM_MODE_SCALE_NONE);
  1841. }
  1842. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1843. drm_object_attach_property(&radeon_connector->base.base,
  1844. rdev->mode_info.audio_property,
  1845. RADEON_AUDIO_AUTO);
  1846. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1847. }
  1848. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  1849. radeon_connector->dac_load_detect = true;
  1850. drm_object_attach_property(&radeon_connector->base.base,
  1851. rdev->mode_info.load_detect_property,
  1852. 1);
  1853. }
  1854. if (ASIC_IS_DCE5(rdev))
  1855. drm_object_attach_property(&radeon_connector->base.base,
  1856. rdev->mode_info.output_csc_property,
  1857. RADEON_OUTPUT_CSC_BYPASS);
  1858. connector->interlace_allowed = true;
  1859. if (connector_type == DRM_MODE_CONNECTOR_DVII)
  1860. connector->doublescan_allowed = true;
  1861. else
  1862. connector->doublescan_allowed = false;
  1863. break;
  1864. case DRM_MODE_CONNECTOR_HDMIA:
  1865. case DRM_MODE_CONNECTOR_HDMIB:
  1866. radeon_dig_connector = kzalloc_obj(struct radeon_connector_atom_dig);
  1867. if (!radeon_dig_connector)
  1868. goto failed;
  1869. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1870. radeon_connector->con_priv = radeon_dig_connector;
  1871. if (i2c_bus->valid) {
  1872. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1873. if (!radeon_connector->ddc_bus)
  1874. DRM_ERROR("HDMI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1875. else
  1876. ddc = &radeon_connector->ddc_bus->adapter;
  1877. }
  1878. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1879. &radeon_dvi_connector_funcs,
  1880. connector_type,
  1881. ddc);
  1882. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  1883. drm_object_attach_property(&radeon_connector->base.base,
  1884. rdev->mode_info.coherent_mode_property,
  1885. 1);
  1886. if (ASIC_IS_AVIVO(rdev)) {
  1887. drm_object_attach_property(&radeon_connector->base.base,
  1888. rdev->mode_info.underscan_property,
  1889. UNDERSCAN_OFF);
  1890. drm_object_attach_property(&radeon_connector->base.base,
  1891. rdev->mode_info.underscan_hborder_property,
  1892. 0);
  1893. drm_object_attach_property(&radeon_connector->base.base,
  1894. rdev->mode_info.underscan_vborder_property,
  1895. 0);
  1896. drm_object_attach_property(&radeon_connector->base.base,
  1897. rdev->mode_info.dither_property,
  1898. RADEON_FMT_DITHER_DISABLE);
  1899. drm_object_attach_property(&radeon_connector->base.base,
  1900. dev->mode_config.scaling_mode_property,
  1901. DRM_MODE_SCALE_NONE);
  1902. }
  1903. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1904. drm_object_attach_property(&radeon_connector->base.base,
  1905. rdev->mode_info.audio_property,
  1906. RADEON_AUDIO_AUTO);
  1907. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1908. }
  1909. if (ASIC_IS_DCE5(rdev))
  1910. drm_object_attach_property(&radeon_connector->base.base,
  1911. rdev->mode_info.output_csc_property,
  1912. RADEON_OUTPUT_CSC_BYPASS);
  1913. subpixel_order = SubPixelHorizontalRGB;
  1914. connector->interlace_allowed = true;
  1915. if (connector_type == DRM_MODE_CONNECTOR_HDMIB)
  1916. connector->doublescan_allowed = true;
  1917. else
  1918. connector->doublescan_allowed = false;
  1919. break;
  1920. case DRM_MODE_CONNECTOR_DisplayPort:
  1921. radeon_dig_connector = kzalloc_obj(struct radeon_connector_atom_dig);
  1922. if (!radeon_dig_connector)
  1923. goto failed;
  1924. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1925. radeon_connector->con_priv = radeon_dig_connector;
  1926. if (i2c_bus->valid) {
  1927. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1928. if (radeon_connector->ddc_bus) {
  1929. has_aux = true;
  1930. ddc = &radeon_connector->ddc_bus->adapter;
  1931. } else {
  1932. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1933. }
  1934. }
  1935. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1936. &radeon_dp_connector_funcs,
  1937. connector_type,
  1938. ddc);
  1939. drm_connector_helper_add(&radeon_connector->base, &radeon_dp_connector_helper_funcs);
  1940. subpixel_order = SubPixelHorizontalRGB;
  1941. drm_object_attach_property(&radeon_connector->base.base,
  1942. rdev->mode_info.coherent_mode_property,
  1943. 1);
  1944. if (ASIC_IS_AVIVO(rdev)) {
  1945. drm_object_attach_property(&radeon_connector->base.base,
  1946. rdev->mode_info.underscan_property,
  1947. UNDERSCAN_OFF);
  1948. drm_object_attach_property(&radeon_connector->base.base,
  1949. rdev->mode_info.underscan_hborder_property,
  1950. 0);
  1951. drm_object_attach_property(&radeon_connector->base.base,
  1952. rdev->mode_info.underscan_vborder_property,
  1953. 0);
  1954. drm_object_attach_property(&radeon_connector->base.base,
  1955. rdev->mode_info.dither_property,
  1956. RADEON_FMT_DITHER_DISABLE);
  1957. drm_object_attach_property(&radeon_connector->base.base,
  1958. dev->mode_config.scaling_mode_property,
  1959. DRM_MODE_SCALE_NONE);
  1960. }
  1961. if (ASIC_IS_DCE2(rdev) && (radeon_audio != 0)) {
  1962. drm_object_attach_property(&radeon_connector->base.base,
  1963. rdev->mode_info.audio_property,
  1964. RADEON_AUDIO_AUTO);
  1965. radeon_connector->audio = RADEON_AUDIO_AUTO;
  1966. }
  1967. if (ASIC_IS_DCE5(rdev))
  1968. drm_object_attach_property(&radeon_connector->base.base,
  1969. rdev->mode_info.output_csc_property,
  1970. RADEON_OUTPUT_CSC_BYPASS);
  1971. connector->interlace_allowed = true;
  1972. /* in theory with a DP to VGA converter... */
  1973. connector->doublescan_allowed = false;
  1974. break;
  1975. case DRM_MODE_CONNECTOR_eDP:
  1976. radeon_dig_connector = kzalloc_obj(struct radeon_connector_atom_dig);
  1977. if (!radeon_dig_connector)
  1978. goto failed;
  1979. radeon_dig_connector->igp_lane_info = igp_lane_info;
  1980. radeon_connector->con_priv = radeon_dig_connector;
  1981. if (i2c_bus->valid) {
  1982. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  1983. if (radeon_connector->ddc_bus) {
  1984. has_aux = true;
  1985. ddc = &radeon_connector->ddc_bus->adapter;
  1986. } else {
  1987. DRM_ERROR("DP: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  1988. }
  1989. }
  1990. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  1991. &radeon_edp_connector_funcs,
  1992. connector_type,
  1993. ddc);
  1994. drm_connector_helper_add(&radeon_connector->base, &radeon_dp_connector_helper_funcs);
  1995. drm_object_attach_property(&radeon_connector->base.base,
  1996. dev->mode_config.scaling_mode_property,
  1997. DRM_MODE_SCALE_FULLSCREEN);
  1998. subpixel_order = SubPixelHorizontalRGB;
  1999. connector->interlace_allowed = false;
  2000. connector->doublescan_allowed = false;
  2001. break;
  2002. case DRM_MODE_CONNECTOR_SVIDEO:
  2003. case DRM_MODE_CONNECTOR_Composite:
  2004. case DRM_MODE_CONNECTOR_9PinDIN:
  2005. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  2006. &radeon_tv_connector_funcs,
  2007. connector_type,
  2008. ddc);
  2009. drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs);
  2010. radeon_connector->dac_load_detect = true;
  2011. drm_object_attach_property(&radeon_connector->base.base,
  2012. rdev->mode_info.load_detect_property,
  2013. 1);
  2014. drm_object_attach_property(&radeon_connector->base.base,
  2015. rdev->mode_info.tv_std_property,
  2016. radeon_atombios_get_tv_info(rdev));
  2017. /* no HPD on analog connectors */
  2018. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2019. connector->interlace_allowed = false;
  2020. connector->doublescan_allowed = false;
  2021. break;
  2022. case DRM_MODE_CONNECTOR_LVDS:
  2023. radeon_dig_connector = kzalloc_obj(struct radeon_connector_atom_dig);
  2024. if (!radeon_dig_connector)
  2025. goto failed;
  2026. radeon_dig_connector->igp_lane_info = igp_lane_info;
  2027. radeon_connector->con_priv = radeon_dig_connector;
  2028. if (i2c_bus->valid) {
  2029. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2030. if (!radeon_connector->ddc_bus)
  2031. DRM_ERROR("LVDS: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2032. else
  2033. ddc = &radeon_connector->ddc_bus->adapter;
  2034. }
  2035. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  2036. &radeon_lvds_connector_funcs,
  2037. connector_type,
  2038. ddc);
  2039. drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs);
  2040. drm_object_attach_property(&radeon_connector->base.base,
  2041. dev->mode_config.scaling_mode_property,
  2042. DRM_MODE_SCALE_FULLSCREEN);
  2043. subpixel_order = SubPixelHorizontalRGB;
  2044. connector->interlace_allowed = false;
  2045. connector->doublescan_allowed = false;
  2046. break;
  2047. }
  2048. }
  2049. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE) {
  2050. if (i2c_bus->valid) {
  2051. connector->polled = DRM_CONNECTOR_POLL_CONNECT |
  2052. DRM_CONNECTOR_POLL_DISCONNECT;
  2053. }
  2054. } else
  2055. connector->polled = DRM_CONNECTOR_POLL_HPD;
  2056. connector->display_info.subpixel_order = subpixel_order;
  2057. drm_connector_register(connector);
  2058. if (has_aux)
  2059. radeon_dp_aux_init(radeon_connector);
  2060. return;
  2061. failed:
  2062. drm_connector_cleanup(connector);
  2063. kfree(connector);
  2064. }
  2065. void
  2066. radeon_add_legacy_connector(struct drm_device *dev,
  2067. uint32_t connector_id,
  2068. uint32_t supported_device,
  2069. int connector_type,
  2070. struct radeon_i2c_bus_rec *i2c_bus,
  2071. uint16_t connector_object_id,
  2072. struct radeon_hpd *hpd)
  2073. {
  2074. struct radeon_device *rdev = dev->dev_private;
  2075. struct drm_connector *connector;
  2076. struct radeon_connector *radeon_connector;
  2077. struct i2c_adapter *ddc = NULL;
  2078. uint32_t subpixel_order = SubPixelNone;
  2079. if (connector_type == DRM_MODE_CONNECTOR_Unknown)
  2080. return;
  2081. /* if the user selected tv=0 don't try and add the connector */
  2082. if (((connector_type == DRM_MODE_CONNECTOR_SVIDEO) ||
  2083. (connector_type == DRM_MODE_CONNECTOR_Composite) ||
  2084. (connector_type == DRM_MODE_CONNECTOR_9PinDIN)) &&
  2085. (radeon_tv == 0))
  2086. return;
  2087. /* see if we already added it */
  2088. list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
  2089. radeon_connector = to_radeon_connector(connector);
  2090. if (radeon_connector->connector_id == connector_id) {
  2091. radeon_connector->devices |= supported_device;
  2092. return;
  2093. }
  2094. }
  2095. radeon_connector = kzalloc_obj(struct radeon_connector);
  2096. if (!radeon_connector)
  2097. return;
  2098. connector = &radeon_connector->base;
  2099. radeon_connector->connector_id = connector_id;
  2100. radeon_connector->devices = supported_device;
  2101. radeon_connector->connector_object_id = connector_object_id;
  2102. radeon_connector->hpd = *hpd;
  2103. switch (connector_type) {
  2104. case DRM_MODE_CONNECTOR_VGA:
  2105. if (i2c_bus->valid) {
  2106. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2107. if (!radeon_connector->ddc_bus)
  2108. DRM_ERROR("VGA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2109. else
  2110. ddc = &radeon_connector->ddc_bus->adapter;
  2111. }
  2112. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  2113. &radeon_vga_connector_funcs,
  2114. connector_type,
  2115. ddc);
  2116. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  2117. radeon_connector->dac_load_detect = true;
  2118. drm_object_attach_property(&radeon_connector->base.base,
  2119. rdev->mode_info.load_detect_property,
  2120. 1);
  2121. /* no HPD on analog connectors */
  2122. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2123. connector->interlace_allowed = true;
  2124. connector->doublescan_allowed = true;
  2125. break;
  2126. case DRM_MODE_CONNECTOR_DVIA:
  2127. if (i2c_bus->valid) {
  2128. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2129. if (!radeon_connector->ddc_bus)
  2130. DRM_ERROR("DVIA: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2131. else
  2132. ddc = &radeon_connector->ddc_bus->adapter;
  2133. }
  2134. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  2135. &radeon_vga_connector_funcs,
  2136. connector_type,
  2137. ddc);
  2138. drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs);
  2139. radeon_connector->dac_load_detect = true;
  2140. drm_object_attach_property(&radeon_connector->base.base,
  2141. rdev->mode_info.load_detect_property,
  2142. 1);
  2143. /* no HPD on analog connectors */
  2144. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2145. connector->interlace_allowed = true;
  2146. connector->doublescan_allowed = true;
  2147. break;
  2148. case DRM_MODE_CONNECTOR_DVII:
  2149. case DRM_MODE_CONNECTOR_DVID:
  2150. if (i2c_bus->valid) {
  2151. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2152. if (!radeon_connector->ddc_bus)
  2153. DRM_ERROR("DVI: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2154. else
  2155. ddc = &radeon_connector->ddc_bus->adapter;
  2156. }
  2157. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  2158. &radeon_dvi_connector_funcs,
  2159. connector_type,
  2160. ddc);
  2161. drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs);
  2162. if (connector_type == DRM_MODE_CONNECTOR_DVII) {
  2163. radeon_connector->dac_load_detect = true;
  2164. drm_object_attach_property(&radeon_connector->base.base,
  2165. rdev->mode_info.load_detect_property,
  2166. 1);
  2167. }
  2168. subpixel_order = SubPixelHorizontalRGB;
  2169. connector->interlace_allowed = true;
  2170. if (connector_type == DRM_MODE_CONNECTOR_DVII)
  2171. connector->doublescan_allowed = true;
  2172. else
  2173. connector->doublescan_allowed = false;
  2174. break;
  2175. case DRM_MODE_CONNECTOR_SVIDEO:
  2176. case DRM_MODE_CONNECTOR_Composite:
  2177. case DRM_MODE_CONNECTOR_9PinDIN:
  2178. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  2179. &radeon_tv_connector_funcs,
  2180. connector_type,
  2181. ddc);
  2182. drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs);
  2183. radeon_connector->dac_load_detect = true;
  2184. /* RS400,RC410,RS480 chipset seems to report a lot
  2185. * of false positive on load detect, we haven't yet
  2186. * found a way to make load detect reliable on those
  2187. * chipset, thus just disable it for TV.
  2188. */
  2189. if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480)
  2190. radeon_connector->dac_load_detect = false;
  2191. drm_object_attach_property(&radeon_connector->base.base,
  2192. rdev->mode_info.load_detect_property,
  2193. radeon_connector->dac_load_detect);
  2194. drm_object_attach_property(&radeon_connector->base.base,
  2195. rdev->mode_info.tv_std_property,
  2196. radeon_combios_get_tv_info(rdev));
  2197. /* no HPD on analog connectors */
  2198. radeon_connector->hpd.hpd = RADEON_HPD_NONE;
  2199. connector->interlace_allowed = false;
  2200. connector->doublescan_allowed = false;
  2201. break;
  2202. case DRM_MODE_CONNECTOR_LVDS:
  2203. if (i2c_bus->valid) {
  2204. radeon_connector->ddc_bus = radeon_i2c_lookup(rdev, i2c_bus);
  2205. if (!radeon_connector->ddc_bus)
  2206. DRM_ERROR("LVDS: Failed to assign ddc bus! Check dmesg for i2c errors.\n");
  2207. else
  2208. ddc = &radeon_connector->ddc_bus->adapter;
  2209. }
  2210. drm_connector_init_with_ddc(dev, &radeon_connector->base,
  2211. &radeon_lvds_connector_funcs,
  2212. connector_type,
  2213. ddc);
  2214. drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs);
  2215. drm_object_attach_property(&radeon_connector->base.base,
  2216. dev->mode_config.scaling_mode_property,
  2217. DRM_MODE_SCALE_FULLSCREEN);
  2218. subpixel_order = SubPixelHorizontalRGB;
  2219. connector->interlace_allowed = false;
  2220. connector->doublescan_allowed = false;
  2221. break;
  2222. }
  2223. if (radeon_connector->hpd.hpd == RADEON_HPD_NONE) {
  2224. if (i2c_bus->valid) {
  2225. connector->polled = DRM_CONNECTOR_POLL_CONNECT |
  2226. DRM_CONNECTOR_POLL_DISCONNECT;
  2227. }
  2228. } else
  2229. connector->polled = DRM_CONNECTOR_POLL_HPD;
  2230. connector->display_info.subpixel_order = subpixel_order;
  2231. drm_connector_register(connector);
  2232. }