radeon_audio.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Slava Grigorev <slava.grigorev@amd.com>
  23. */
  24. #ifndef __RADEON_AUDIO_H__
  25. #define __RADEON_AUDIO_H__
  26. #include <linux/types.h>
  27. struct cea_sad;
  28. #define RREG32_ENDPOINT(block, reg) \
  29. radeon_audio_endpoint_rreg(rdev, (block), (reg))
  30. #define WREG32_ENDPOINT(block, reg, v) \
  31. radeon_audio_endpoint_wreg(rdev, (block), (reg), (v))
  32. struct radeon_audio_basic_funcs {
  33. u32 (*endpoint_rreg)(struct radeon_device *rdev, u32 offset, u32 reg);
  34. void (*endpoint_wreg)(struct radeon_device *rdev,
  35. u32 offset, u32 reg, u32 v);
  36. void (*enable)(struct radeon_device *rdev,
  37. struct r600_audio_pin *pin, u8 enable_mask);
  38. };
  39. struct radeon_audio_funcs {
  40. void (*select_pin)(struct drm_encoder *encoder);
  41. struct r600_audio_pin* (*get_pin)(struct radeon_device *rdev);
  42. void (*write_latency_fields)(struct drm_encoder *encoder,
  43. struct drm_connector *connector, struct drm_display_mode *mode);
  44. void (*write_sad_regs)(struct drm_encoder *encoder,
  45. struct cea_sad *sads, int sad_count);
  46. void (*write_speaker_allocation)(struct drm_encoder *encoder,
  47. u8 *sadb, int sad_count);
  48. void (*set_dto)(struct radeon_device *rdev,
  49. struct radeon_crtc *crtc, unsigned int clock);
  50. void (*update_acr)(struct drm_encoder *encoder, long offset,
  51. const struct radeon_hdmi_acr *acr);
  52. void (*set_vbi_packet)(struct drm_encoder *encoder, u32 offset);
  53. void (*set_color_depth)(struct drm_encoder *encoder, u32 offset, int bpc);
  54. void (*set_avi_packet)(struct radeon_device *rdev, u32 offset,
  55. unsigned char *buffer, size_t size);
  56. void (*set_audio_packet)(struct drm_encoder *encoder, u32 offset);
  57. void (*set_mute)(struct drm_encoder *encoder, u32 offset, bool mute);
  58. void (*mode_set)(struct drm_encoder *encoder,
  59. struct drm_display_mode *mode);
  60. void (*dpms)(struct drm_encoder *encoder, bool mode);
  61. };
  62. int radeon_audio_init(struct radeon_device *rdev);
  63. void radeon_audio_detect(struct drm_connector *connector,
  64. struct drm_encoder *encoder,
  65. enum drm_connector_status status);
  66. u32 radeon_audio_endpoint_rreg(struct radeon_device *rdev,
  67. u32 offset, u32 reg);
  68. void radeon_audio_endpoint_wreg(struct radeon_device *rdev,
  69. u32 offset, u32 reg, u32 v);
  70. struct r600_audio_pin *radeon_audio_get_pin(struct drm_encoder *encoder);
  71. void radeon_audio_fini(struct radeon_device *rdev);
  72. void radeon_audio_mode_set(struct drm_encoder *encoder,
  73. struct drm_display_mode *mode);
  74. void radeon_audio_dpms(struct drm_encoder *encoder, int mode);
  75. unsigned int radeon_audio_decode_dfs_div(unsigned int div);
  76. void dce3_2_afmt_write_sad_regs(struct drm_encoder *encoder,
  77. struct cea_sad *sads, int sad_count);
  78. void dce3_2_afmt_hdmi_write_speaker_allocation(struct drm_encoder *encoder,
  79. u8 *sadb, int sad_count);
  80. void dce3_2_afmt_dp_write_speaker_allocation(struct drm_encoder *encoder,
  81. u8 *sadb, int sad_count);
  82. void dce3_2_audio_set_dto(struct radeon_device *rdev,
  83. struct radeon_crtc *crtc, unsigned int clock);
  84. void dce3_2_hdmi_update_acr(struct drm_encoder *encoder, long offset,
  85. const struct radeon_hdmi_acr *acr);
  86. void dce3_2_set_audio_packet(struct drm_encoder *encoder, u32 offset);
  87. void dce3_2_set_mute(struct drm_encoder *encoder, u32 offset, bool mute);
  88. #endif