lcdif_drv.c 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (C) 2022 Marek Vasut <marex@denx.de>
  4. *
  5. * This code is based on drivers/gpu/drm/mxsfb/mxsfb*
  6. */
  7. #include <linux/clk.h>
  8. #include <linux/dma-mapping.h>
  9. #include <linux/io.h>
  10. #include <linux/module.h>
  11. #include <linux/of.h>
  12. #include <linux/of_graph.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/pm_runtime.h>
  15. #include <drm/clients/drm_client_setup.h>
  16. #include <drm/drm_atomic_helper.h>
  17. #include <drm/drm_bridge.h>
  18. #include <drm/drm_drv.h>
  19. #include <drm/drm_encoder.h>
  20. #include <drm/drm_fbdev_dma.h>
  21. #include <drm/drm_gem_dma_helper.h>
  22. #include <drm/drm_gem_framebuffer_helper.h>
  23. #include <drm/drm_mode_config.h>
  24. #include <drm/drm_module.h>
  25. #include <drm/drm_of.h>
  26. #include <drm/drm_probe_helper.h>
  27. #include <drm/drm_vblank.h>
  28. #include "lcdif_drv.h"
  29. #include "lcdif_regs.h"
  30. static const struct drm_mode_config_funcs lcdif_mode_config_funcs = {
  31. .fb_create = drm_gem_fb_create,
  32. .atomic_check = drm_atomic_helper_check,
  33. .atomic_commit = drm_atomic_helper_commit,
  34. };
  35. static const struct drm_mode_config_helper_funcs lcdif_mode_config_helpers = {
  36. .atomic_commit_tail = drm_atomic_helper_commit_tail_rpm,
  37. };
  38. static const struct drm_encoder_funcs lcdif_encoder_funcs = {
  39. .destroy = drm_encoder_cleanup,
  40. };
  41. static int lcdif_attach_bridge(struct lcdif_drm_private *lcdif)
  42. {
  43. struct device *dev = lcdif->drm->dev;
  44. struct device_node *ep;
  45. struct drm_bridge *bridge;
  46. int ret;
  47. for_each_endpoint_of_node(dev->of_node, ep) {
  48. struct device_node *remote;
  49. struct of_endpoint of_ep;
  50. struct drm_encoder *encoder;
  51. remote = of_graph_get_remote_port_parent(ep);
  52. if (!of_device_is_available(remote)) {
  53. of_node_put(remote);
  54. continue;
  55. }
  56. of_node_put(remote);
  57. ret = of_graph_parse_endpoint(ep, &of_ep);
  58. if (ret < 0) {
  59. dev_err(dev, "Failed to parse endpoint %pOF\n", ep);
  60. of_node_put(ep);
  61. return ret;
  62. }
  63. bridge = devm_drm_of_get_bridge(dev, dev->of_node, 0, of_ep.id);
  64. if (IS_ERR(bridge)) {
  65. of_node_put(ep);
  66. return dev_err_probe(dev, PTR_ERR(bridge),
  67. "Failed to get bridge for endpoint%u\n",
  68. of_ep.id);
  69. }
  70. encoder = devm_kzalloc(dev, sizeof(*encoder), GFP_KERNEL);
  71. if (!encoder) {
  72. dev_err(dev, "Failed to allocate encoder for endpoint%u\n",
  73. of_ep.id);
  74. of_node_put(ep);
  75. return -ENOMEM;
  76. }
  77. encoder->possible_crtcs = drm_crtc_mask(&lcdif->crtc);
  78. ret = drm_encoder_init(lcdif->drm, encoder, &lcdif_encoder_funcs,
  79. DRM_MODE_ENCODER_NONE, NULL);
  80. if (ret) {
  81. dev_err(dev, "Failed to initialize encoder for endpoint%u: %d\n",
  82. of_ep.id, ret);
  83. of_node_put(ep);
  84. return ret;
  85. }
  86. ret = drm_bridge_attach(encoder, bridge, NULL, 0);
  87. if (ret) {
  88. of_node_put(ep);
  89. return dev_err_probe(dev, ret,
  90. "Failed to attach bridge for endpoint%u\n",
  91. of_ep.id);
  92. }
  93. }
  94. return 0;
  95. }
  96. static irqreturn_t lcdif_irq_handler(int irq, void *data)
  97. {
  98. struct drm_device *drm = data;
  99. struct lcdif_drm_private *lcdif = drm->dev_private;
  100. u32 reg, stat;
  101. stat = readl(lcdif->base + LCDC_V8_INT_STATUS_D0);
  102. if (!stat)
  103. return IRQ_NONE;
  104. if (stat & INT_STATUS_D0_VS_BLANK) {
  105. reg = readl(lcdif->base + LCDC_V8_CTRLDESCL0_5);
  106. if (!(reg & CTRLDESCL0_5_SHADOW_LOAD_EN))
  107. drm_crtc_handle_vblank(&lcdif->crtc);
  108. }
  109. writel(stat, lcdif->base + LCDC_V8_INT_STATUS_D0);
  110. return IRQ_HANDLED;
  111. }
  112. static int lcdif_load(struct drm_device *drm)
  113. {
  114. struct platform_device *pdev = to_platform_device(drm->dev);
  115. struct lcdif_drm_private *lcdif;
  116. int ret;
  117. lcdif = devm_kzalloc(&pdev->dev, sizeof(*lcdif), GFP_KERNEL);
  118. if (!lcdif)
  119. return -ENOMEM;
  120. lcdif->drm = drm;
  121. drm->dev_private = lcdif;
  122. lcdif->base = devm_platform_ioremap_resource(pdev, 0);
  123. if (IS_ERR(lcdif->base))
  124. return PTR_ERR(lcdif->base);
  125. lcdif->clk = devm_clk_get(drm->dev, "pix");
  126. if (IS_ERR(lcdif->clk))
  127. return PTR_ERR(lcdif->clk);
  128. lcdif->clk_axi = devm_clk_get(drm->dev, "axi");
  129. if (IS_ERR(lcdif->clk_axi))
  130. return PTR_ERR(lcdif->clk_axi);
  131. lcdif->clk_disp_axi = devm_clk_get(drm->dev, "disp_axi");
  132. if (IS_ERR(lcdif->clk_disp_axi))
  133. return PTR_ERR(lcdif->clk_disp_axi);
  134. platform_set_drvdata(pdev, drm);
  135. ret = dma_set_mask_and_coherent(drm->dev, DMA_BIT_MASK(36));
  136. if (ret)
  137. return ret;
  138. /* Modeset init */
  139. ret = drmm_mode_config_init(drm);
  140. if (ret) {
  141. dev_err(drm->dev, "Failed to initialize mode config\n");
  142. return ret;
  143. }
  144. ret = lcdif_kms_init(lcdif);
  145. if (ret < 0) {
  146. dev_err(drm->dev, "Failed to initialize KMS pipeline\n");
  147. return ret;
  148. }
  149. ret = drm_vblank_init(drm, drm->mode_config.num_crtc);
  150. if (ret < 0) {
  151. dev_err(drm->dev, "Failed to initialise vblank\n");
  152. return ret;
  153. }
  154. /* Start with vertical blanking interrupt reporting disabled. */
  155. drm_crtc_vblank_off(&lcdif->crtc);
  156. ret = lcdif_attach_bridge(lcdif);
  157. if (ret)
  158. return dev_err_probe(drm->dev, ret, "Cannot connect bridge\n");
  159. drm->mode_config.min_width = LCDIF_MIN_XRES;
  160. drm->mode_config.min_height = LCDIF_MIN_YRES;
  161. drm->mode_config.max_width = LCDIF_MAX_XRES;
  162. drm->mode_config.max_height = LCDIF_MAX_YRES;
  163. drm->mode_config.funcs = &lcdif_mode_config_funcs;
  164. drm->mode_config.helper_private = &lcdif_mode_config_helpers;
  165. drm_mode_config_reset(drm);
  166. ret = platform_get_irq(pdev, 0);
  167. if (ret < 0)
  168. return ret;
  169. lcdif->irq = ret;
  170. ret = devm_request_irq(drm->dev, lcdif->irq, lcdif_irq_handler, 0,
  171. drm->driver->name, drm);
  172. if (ret < 0) {
  173. dev_err(drm->dev, "Failed to install IRQ handler\n");
  174. return ret;
  175. }
  176. drm_kms_helper_poll_init(drm);
  177. drm_helper_hpd_irq_event(drm);
  178. pm_runtime_enable(drm->dev);
  179. return 0;
  180. }
  181. static void lcdif_unload(struct drm_device *drm)
  182. {
  183. struct lcdif_drm_private *lcdif = drm->dev_private;
  184. pm_runtime_get_sync(drm->dev);
  185. drm_crtc_vblank_off(&lcdif->crtc);
  186. drm_kms_helper_poll_fini(drm);
  187. pm_runtime_put_sync(drm->dev);
  188. pm_runtime_disable(drm->dev);
  189. drm->dev_private = NULL;
  190. }
  191. DEFINE_DRM_GEM_DMA_FOPS(fops);
  192. static const struct drm_driver lcdif_driver = {
  193. .driver_features = DRIVER_GEM | DRIVER_MODESET | DRIVER_ATOMIC,
  194. DRM_GEM_DMA_DRIVER_OPS,
  195. DRM_FBDEV_DMA_DRIVER_OPS,
  196. .fops = &fops,
  197. .name = "imx-lcdif",
  198. .desc = "i.MX LCDIF Controller DRM",
  199. .major = 1,
  200. .minor = 0,
  201. };
  202. static const struct of_device_id lcdif_dt_ids[] = {
  203. { .compatible = "fsl,imx8mp-lcdif" },
  204. { .compatible = "fsl,imx93-lcdif" },
  205. { /* sentinel */ }
  206. };
  207. MODULE_DEVICE_TABLE(of, lcdif_dt_ids);
  208. static int lcdif_probe(struct platform_device *pdev)
  209. {
  210. struct drm_device *drm;
  211. int ret;
  212. drm = drm_dev_alloc(&lcdif_driver, &pdev->dev);
  213. if (IS_ERR(drm))
  214. return PTR_ERR(drm);
  215. ret = lcdif_load(drm);
  216. if (ret)
  217. goto err_free;
  218. ret = drm_dev_register(drm, 0);
  219. if (ret)
  220. goto err_unload;
  221. drm_client_setup(drm, NULL);
  222. return 0;
  223. err_unload:
  224. lcdif_unload(drm);
  225. err_free:
  226. drm_dev_put(drm);
  227. return ret;
  228. }
  229. static void lcdif_remove(struct platform_device *pdev)
  230. {
  231. struct drm_device *drm = platform_get_drvdata(pdev);
  232. drm_dev_unregister(drm);
  233. drm_atomic_helper_shutdown(drm);
  234. lcdif_unload(drm);
  235. drm_dev_put(drm);
  236. }
  237. static void lcdif_shutdown(struct platform_device *pdev)
  238. {
  239. struct drm_device *drm = platform_get_drvdata(pdev);
  240. drm_atomic_helper_shutdown(drm);
  241. }
  242. static int __maybe_unused lcdif_rpm_suspend(struct device *dev)
  243. {
  244. struct drm_device *drm = dev_get_drvdata(dev);
  245. struct lcdif_drm_private *lcdif = drm->dev_private;
  246. /* These clock supply the DISPLAY CLOCK Domain */
  247. clk_disable_unprepare(lcdif->clk);
  248. /* These clock supply the System Bus, AXI, Write Path, LFIFO */
  249. clk_disable_unprepare(lcdif->clk_disp_axi);
  250. /* These clock supply the Control Bus, APB, APBH Ctrl Registers */
  251. clk_disable_unprepare(lcdif->clk_axi);
  252. return 0;
  253. }
  254. static int __maybe_unused lcdif_rpm_resume(struct device *dev)
  255. {
  256. struct drm_device *drm = dev_get_drvdata(dev);
  257. struct lcdif_drm_private *lcdif = drm->dev_private;
  258. /* These clock supply the Control Bus, APB, APBH Ctrl Registers */
  259. clk_prepare_enable(lcdif->clk_axi);
  260. /* These clock supply the System Bus, AXI, Write Path, LFIFO */
  261. clk_prepare_enable(lcdif->clk_disp_axi);
  262. /* These clock supply the DISPLAY CLOCK Domain */
  263. clk_prepare_enable(lcdif->clk);
  264. return 0;
  265. }
  266. static int __maybe_unused lcdif_suspend(struct device *dev)
  267. {
  268. struct drm_device *drm = dev_get_drvdata(dev);
  269. int ret;
  270. ret = drm_mode_config_helper_suspend(drm);
  271. if (ret)
  272. return ret;
  273. if (pm_runtime_suspended(dev))
  274. return 0;
  275. return lcdif_rpm_suspend(dev);
  276. }
  277. static int __maybe_unused lcdif_resume(struct device *dev)
  278. {
  279. struct drm_device *drm = dev_get_drvdata(dev);
  280. if (!pm_runtime_suspended(dev))
  281. lcdif_rpm_resume(dev);
  282. return drm_mode_config_helper_resume(drm);
  283. }
  284. static const struct dev_pm_ops lcdif_pm_ops = {
  285. SET_SYSTEM_SLEEP_PM_OPS(lcdif_suspend, lcdif_resume)
  286. SET_RUNTIME_PM_OPS(lcdif_rpm_suspend, lcdif_rpm_resume, NULL)
  287. };
  288. static struct platform_driver lcdif_platform_driver = {
  289. .probe = lcdif_probe,
  290. .remove = lcdif_remove,
  291. .shutdown = lcdif_shutdown,
  292. .driver = {
  293. .name = "imx-lcdif",
  294. .of_match_table = lcdif_dt_ids,
  295. .pm = &lcdif_pm_ops,
  296. },
  297. };
  298. drm_module_platform_driver(lcdif_platform_driver);
  299. MODULE_AUTHOR("Marek Vasut <marex@denx.de>");
  300. MODULE_DESCRIPTION("Freescale LCDIF DRM/KMS driver");
  301. MODULE_LICENSE("GPL");