mtk_disp_aal.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2021 MediaTek Inc.
  4. */
  5. #include <linux/bitfield.h>
  6. #include <linux/clk.h>
  7. #include <linux/component.h>
  8. #include <linux/module.h>
  9. #include <linux/of.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/soc/mediatek/mtk-cmdq.h>
  12. #include "mtk_crtc.h"
  13. #include "mtk_ddp_comp.h"
  14. #include "mtk_disp_drv.h"
  15. #include "mtk_drm_drv.h"
  16. #define DISP_AAL_EN 0x0000
  17. #define AAL_EN BIT(0)
  18. #define DISP_AAL_CFG 0x0020
  19. #define AAL_RELAY_MODE BIT(0)
  20. #define AAL_GAMMA_LUT_EN BIT(1)
  21. #define DISP_AAL_SIZE 0x0030
  22. #define DISP_AAL_SIZE_HSIZE GENMASK(28, 16)
  23. #define DISP_AAL_SIZE_VSIZE GENMASK(12, 0)
  24. #define DISP_AAL_OUTPUT_SIZE 0x04d8
  25. #define DISP_AAL_GAMMA_LUT 0x0700
  26. #define DISP_AAL_GAMMA_LUT_R GENMASK(29, 20)
  27. #define DISP_AAL_GAMMA_LUT_G GENMASK(19, 10)
  28. #define DISP_AAL_GAMMA_LUT_B GENMASK(9, 0)
  29. #define DISP_AAL_LUT_BITS 10
  30. #define DISP_AAL_LUT_SIZE 512
  31. struct mtk_disp_aal_data {
  32. bool has_gamma;
  33. };
  34. /**
  35. * struct mtk_disp_aal - Display Adaptive Ambient Light driver structure
  36. * @clk: clock for DISP_AAL controller
  37. * @regs: MMIO registers base
  38. * @cmdq_reg: CMDQ Client register
  39. * @data: platform specific data for DISP_AAL
  40. */
  41. struct mtk_disp_aal {
  42. struct clk *clk;
  43. void __iomem *regs;
  44. struct cmdq_client_reg cmdq_reg;
  45. const struct mtk_disp_aal_data *data;
  46. };
  47. int mtk_aal_clk_enable(struct device *dev)
  48. {
  49. struct mtk_disp_aal *aal = dev_get_drvdata(dev);
  50. return clk_prepare_enable(aal->clk);
  51. }
  52. void mtk_aal_clk_disable(struct device *dev)
  53. {
  54. struct mtk_disp_aal *aal = dev_get_drvdata(dev);
  55. clk_disable_unprepare(aal->clk);
  56. }
  57. void mtk_aal_config(struct device *dev, unsigned int w,
  58. unsigned int h, unsigned int vrefresh,
  59. unsigned int bpc, struct cmdq_pkt *cmdq_pkt)
  60. {
  61. struct mtk_disp_aal *aal = dev_get_drvdata(dev);
  62. u32 sz;
  63. sz = FIELD_PREP(DISP_AAL_SIZE_HSIZE, w);
  64. sz |= FIELD_PREP(DISP_AAL_SIZE_VSIZE, h);
  65. mtk_ddp_write(cmdq_pkt, sz, &aal->cmdq_reg, aal->regs, DISP_AAL_SIZE);
  66. mtk_ddp_write(cmdq_pkt, sz, &aal->cmdq_reg, aal->regs, DISP_AAL_OUTPUT_SIZE);
  67. }
  68. /**
  69. * mtk_aal_gamma_get_lut_size() - Get gamma LUT size for AAL
  70. * @dev: Pointer to struct device
  71. *
  72. * Return: 0 if gamma control not supported in AAL or gamma LUT size
  73. */
  74. unsigned int mtk_aal_gamma_get_lut_size(struct device *dev)
  75. {
  76. struct mtk_disp_aal *aal = dev_get_drvdata(dev);
  77. if (aal->data && aal->data->has_gamma)
  78. return DISP_AAL_LUT_SIZE;
  79. return 0;
  80. }
  81. void mtk_aal_gamma_set(struct device *dev, struct drm_crtc_state *state)
  82. {
  83. struct mtk_disp_aal *aal = dev_get_drvdata(dev);
  84. struct drm_color_lut *lut;
  85. unsigned int i;
  86. u32 cfg_val;
  87. /* If gamma is not supported in AAL, go out immediately */
  88. if (!(aal->data && aal->data->has_gamma))
  89. return;
  90. /* Also, if there's no gamma lut there's nothing to do here. */
  91. if (!state->gamma_lut)
  92. return;
  93. lut = (struct drm_color_lut *)state->gamma_lut->data;
  94. for (i = 0; i < DISP_AAL_LUT_SIZE; i++) {
  95. struct drm_color_lut hwlut = {
  96. .red = drm_color_lut_extract(lut[i].red, DISP_AAL_LUT_BITS),
  97. .green = drm_color_lut_extract(lut[i].green, DISP_AAL_LUT_BITS),
  98. .blue = drm_color_lut_extract(lut[i].blue, DISP_AAL_LUT_BITS)
  99. };
  100. u32 word;
  101. word = FIELD_PREP(DISP_AAL_GAMMA_LUT_R, hwlut.red);
  102. word |= FIELD_PREP(DISP_AAL_GAMMA_LUT_G, hwlut.green);
  103. word |= FIELD_PREP(DISP_AAL_GAMMA_LUT_B, hwlut.blue);
  104. writel(word, aal->regs + DISP_AAL_GAMMA_LUT + i * 4);
  105. }
  106. cfg_val = readl(aal->regs + DISP_AAL_CFG);
  107. /* Enable the gamma table */
  108. cfg_val |= FIELD_PREP(AAL_GAMMA_LUT_EN, 1);
  109. /* Disable RELAY mode to pass the processed image */
  110. cfg_val &= ~AAL_RELAY_MODE;
  111. writel(cfg_val, aal->regs + DISP_AAL_CFG);
  112. }
  113. void mtk_aal_start(struct device *dev)
  114. {
  115. struct mtk_disp_aal *aal = dev_get_drvdata(dev);
  116. writel(AAL_EN, aal->regs + DISP_AAL_EN);
  117. }
  118. void mtk_aal_stop(struct device *dev)
  119. {
  120. struct mtk_disp_aal *aal = dev_get_drvdata(dev);
  121. writel_relaxed(0x0, aal->regs + DISP_AAL_EN);
  122. }
  123. static int mtk_disp_aal_bind(struct device *dev, struct device *master,
  124. void *data)
  125. {
  126. return 0;
  127. }
  128. static void mtk_disp_aal_unbind(struct device *dev, struct device *master,
  129. void *data)
  130. {
  131. }
  132. static const struct component_ops mtk_disp_aal_component_ops = {
  133. .bind = mtk_disp_aal_bind,
  134. .unbind = mtk_disp_aal_unbind,
  135. };
  136. static int mtk_disp_aal_probe(struct platform_device *pdev)
  137. {
  138. struct device *dev = &pdev->dev;
  139. struct mtk_disp_aal *priv;
  140. int ret;
  141. priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
  142. if (!priv)
  143. return -ENOMEM;
  144. priv->clk = devm_clk_get(dev, NULL);
  145. if (IS_ERR(priv->clk))
  146. return dev_err_probe(dev, PTR_ERR(priv->clk),
  147. "failed to get aal clk\n");
  148. priv->regs = devm_platform_ioremap_resource(pdev, 0);
  149. if (IS_ERR(priv->regs))
  150. return dev_err_probe(dev, PTR_ERR(priv->regs),
  151. "failed to ioremap aal\n");
  152. #if IS_REACHABLE(CONFIG_MTK_CMDQ)
  153. ret = cmdq_dev_get_client_reg(dev, &priv->cmdq_reg, 0);
  154. if (ret)
  155. dev_dbg(dev, "get mediatek,gce-client-reg fail!\n");
  156. #endif
  157. priv->data = of_device_get_match_data(dev);
  158. platform_set_drvdata(pdev, priv);
  159. ret = component_add(dev, &mtk_disp_aal_component_ops);
  160. if (ret)
  161. return dev_err_probe(dev, ret, "Failed to add component\n");
  162. return 0;
  163. }
  164. static void mtk_disp_aal_remove(struct platform_device *pdev)
  165. {
  166. component_del(&pdev->dev, &mtk_disp_aal_component_ops);
  167. }
  168. static const struct mtk_disp_aal_data mt8173_aal_driver_data = {
  169. .has_gamma = true,
  170. };
  171. static const struct of_device_id mtk_disp_aal_driver_dt_match[] = {
  172. { .compatible = "mediatek,mt8173-disp-aal", .data = &mt8173_aal_driver_data },
  173. { .compatible = "mediatek,mt8183-disp-aal" },
  174. { /* sentinel */ }
  175. };
  176. MODULE_DEVICE_TABLE(of, mtk_disp_aal_driver_dt_match);
  177. struct platform_driver mtk_disp_aal_driver = {
  178. .probe = mtk_disp_aal_probe,
  179. .remove = mtk_disp_aal_remove,
  180. .driver = {
  181. .name = "mediatek-disp-aal",
  182. .of_match_table = mtk_disp_aal_driver_dt_match,
  183. },
  184. };