| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2023 Loongson Technology Corporation Limited
- */
- #include "lsdc_drv.h"
- #include "lsdc_probe.h"
- /*
- * Processor ID (implementation) values for bits 15:8 of the PRID register.
- */
- #define LOONGSON_CPU_IMP_MASK 0xff00
- #define LOONGSON_CPU_IMP_SHIFT 8
- #define LOONGARCH_CPU_IMP_LS2K1000 0xa0
- #define LOONGARCH_CPU_IMP_LS2K2000 0xb0
- #define LOONGARCH_CPU_IMP_LS3A5000 0xc0
- #define LOONGSON_CPU_MIPS_IMP_LS2K 0x61 /* Loongson 2K Mips series SoC */
- /*
- * Particular Revision values for bits 7:0 of the PRID register.
- */
- #define LOONGSON_CPU_REV_MASK 0x00ff
- #define LOONGARCH_CPUCFG_PRID_REG 0x0
- /*
- * We can achieve fine-grained control with the information about the host.
- */
- unsigned int loongson_cpu_get_prid(u8 *imp, u8 *rev)
- {
- unsigned int prid = 0;
- #if defined(__loongarch__)
- __asm__ volatile("cpucfg %0, %1\n\t"
- : "=&r"(prid)
- : "r"(LOONGARCH_CPUCFG_PRID_REG)
- );
- #endif
- #if defined(__mips__)
- __asm__ volatile("mfc0\t%0, $15\n\t"
- : "=r" (prid)
- );
- #endif
- if (imp)
- *imp = (prid & LOONGSON_CPU_IMP_MASK) >> LOONGSON_CPU_IMP_SHIFT;
- if (rev)
- *rev = prid & LOONGSON_CPU_REV_MASK;
- return prid;
- }
|