etnaviv_sched.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2017 Etnaviv Project
  4. */
  5. #include <linux/moduleparam.h>
  6. #include "etnaviv_drv.h"
  7. #include "etnaviv_dump.h"
  8. #include "etnaviv_gem.h"
  9. #include "etnaviv_gpu.h"
  10. #include "etnaviv_sched.h"
  11. #include "state.xml.h"
  12. #include "state_hi.xml.h"
  13. static int etnaviv_job_hang_limit = 0;
  14. module_param_named(job_hang_limit, etnaviv_job_hang_limit, int , 0444);
  15. static int etnaviv_hw_jobs_limit = 4;
  16. module_param_named(hw_job_limit, etnaviv_hw_jobs_limit, int , 0444);
  17. static struct dma_fence *etnaviv_sched_run_job(struct drm_sched_job *sched_job)
  18. {
  19. struct etnaviv_gem_submit *submit = to_etnaviv_submit(sched_job);
  20. struct dma_fence *fence = NULL;
  21. if (likely(!sched_job->s_fence->finished.error))
  22. fence = etnaviv_gpu_submit(submit);
  23. else
  24. dev_dbg(submit->gpu->dev, "skipping bad job\n");
  25. return fence;
  26. }
  27. static enum drm_gpu_sched_stat etnaviv_sched_timedout_job(struct drm_sched_job
  28. *sched_job)
  29. {
  30. struct etnaviv_gem_submit *submit = to_etnaviv_submit(sched_job);
  31. struct etnaviv_gpu *gpu = submit->gpu;
  32. u32 dma_addr, primid = 0;
  33. int change;
  34. /*
  35. * If the GPU managed to complete this jobs fence, the timeout has
  36. * fired before free-job worker. The timeout is spurious, so bail out.
  37. */
  38. if (dma_fence_is_signaled(submit->out_fence))
  39. return DRM_GPU_SCHED_STAT_NO_HANG;
  40. /*
  41. * If the GPU is still making forward progress on the front-end (which
  42. * should never loop) we shift out the timeout to give it a chance to
  43. * finish the job.
  44. */
  45. dma_addr = gpu_read(gpu, VIVS_FE_DMA_ADDRESS);
  46. change = dma_addr - gpu->hangcheck_dma_addr;
  47. if (submit->exec_state == ETNA_PIPE_3D) {
  48. /* guard against concurrent usage from perfmon_sample */
  49. mutex_lock(&gpu->lock);
  50. gpu_write(gpu, VIVS_MC_PROFILE_CONFIG0,
  51. VIVS_MC_PROFILE_CONFIG0_FE_CURRENT_PRIM <<
  52. VIVS_MC_PROFILE_CONFIG0_FE__SHIFT);
  53. primid = gpu_read(gpu, VIVS_MC_PROFILE_FE_READ);
  54. mutex_unlock(&gpu->lock);
  55. }
  56. if (gpu->state == ETNA_GPU_STATE_RUNNING &&
  57. (gpu->completed_fence != gpu->hangcheck_fence ||
  58. change < 0 || change > 16 ||
  59. (submit->exec_state == ETNA_PIPE_3D &&
  60. gpu->hangcheck_primid != primid))) {
  61. gpu->hangcheck_dma_addr = dma_addr;
  62. gpu->hangcheck_primid = primid;
  63. gpu->hangcheck_fence = gpu->completed_fence;
  64. return DRM_GPU_SCHED_STAT_NO_HANG;
  65. }
  66. /* block scheduler */
  67. drm_sched_stop(&gpu->sched, sched_job);
  68. if(sched_job)
  69. drm_sched_increase_karma(sched_job);
  70. /* get the GPU back into the init state */
  71. etnaviv_core_dump(submit);
  72. etnaviv_gpu_recover_hang(submit);
  73. drm_sched_resubmit_jobs(&gpu->sched);
  74. drm_sched_start(&gpu->sched, 0);
  75. return DRM_GPU_SCHED_STAT_RESET;
  76. }
  77. static void etnaviv_sched_free_job(struct drm_sched_job *sched_job)
  78. {
  79. struct etnaviv_gem_submit *submit = to_etnaviv_submit(sched_job);
  80. drm_sched_job_cleanup(sched_job);
  81. etnaviv_submit_put(submit);
  82. }
  83. static const struct drm_sched_backend_ops etnaviv_sched_ops = {
  84. .run_job = etnaviv_sched_run_job,
  85. .timedout_job = etnaviv_sched_timedout_job,
  86. .free_job = etnaviv_sched_free_job,
  87. };
  88. int etnaviv_sched_push_job(struct etnaviv_gem_submit *submit)
  89. {
  90. struct etnaviv_gpu *gpu = submit->gpu;
  91. int ret;
  92. /*
  93. * Hold the sched lock across the whole operation to avoid jobs being
  94. * pushed out of order with regard to their sched fence seqnos as
  95. * allocated in drm_sched_job_arm.
  96. */
  97. mutex_lock(&gpu->sched_lock);
  98. drm_sched_job_arm(&submit->sched_job);
  99. submit->out_fence = dma_fence_get(&submit->sched_job.s_fence->finished);
  100. ret = xa_alloc_cyclic(&gpu->user_fences, &submit->out_fence_id,
  101. submit->out_fence, xa_limit_32b,
  102. &gpu->next_user_fence, GFP_KERNEL);
  103. if (ret < 0) {
  104. drm_sched_job_cleanup(&submit->sched_job);
  105. goto out_unlock;
  106. }
  107. /* the scheduler holds on to the job now */
  108. kref_get(&submit->refcount);
  109. drm_sched_entity_push_job(&submit->sched_job);
  110. out_unlock:
  111. mutex_unlock(&gpu->sched_lock);
  112. return ret;
  113. }
  114. int etnaviv_sched_init(struct etnaviv_gpu *gpu)
  115. {
  116. const struct drm_sched_init_args args = {
  117. .ops = &etnaviv_sched_ops,
  118. .num_rqs = DRM_SCHED_PRIORITY_COUNT,
  119. .credit_limit = etnaviv_hw_jobs_limit,
  120. .hang_limit = etnaviv_job_hang_limit,
  121. .timeout = msecs_to_jiffies(500),
  122. .name = dev_name(gpu->dev),
  123. .dev = gpu->dev,
  124. };
  125. return drm_sched_init(&gpu->sched, &args);
  126. }
  127. void etnaviv_sched_fini(struct etnaviv_gpu *gpu)
  128. {
  129. drm_sched_fini(&gpu->sched);
  130. }