sc520_freq.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * sc520_freq.c: cpufreq driver for the AMD Elan sc520
  4. *
  5. * Copyright (C) 2005 Sean Young <sean@mess.org>
  6. *
  7. * Based on elanfreq.c
  8. *
  9. * 2005-03-30: - initial revision
  10. */
  11. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  12. #include <linux/kernel.h>
  13. #include <linux/module.h>
  14. #include <linux/init.h>
  15. #include <linux/delay.h>
  16. #include <linux/cpufreq.h>
  17. #include <linux/timex.h>
  18. #include <linux/io.h>
  19. #include <asm/cpu_device_id.h>
  20. #define MMCR_BASE 0xfffef000 /* The default base address */
  21. #define OFFS_CPUCTL 0x2 /* CPU Control Register */
  22. static __u8 __iomem *cpuctl;
  23. static struct cpufreq_frequency_table sc520_freq_table[] = {
  24. {0, 0x01, 100000},
  25. {0, 0x02, 133000},
  26. {0, 0, CPUFREQ_TABLE_END},
  27. };
  28. static unsigned int sc520_freq_get_cpu_frequency(unsigned int cpu)
  29. {
  30. u8 clockspeed_reg = *cpuctl;
  31. switch (clockspeed_reg & 0x03) {
  32. default:
  33. pr_err("error: cpuctl register has unexpected value %02x\n",
  34. clockspeed_reg);
  35. fallthrough;
  36. case 0x01:
  37. return 100000;
  38. case 0x02:
  39. return 133000;
  40. }
  41. }
  42. static int sc520_freq_target(struct cpufreq_policy *policy, unsigned int state)
  43. {
  44. u8 clockspeed_reg;
  45. local_irq_disable();
  46. clockspeed_reg = *cpuctl & ~0x03;
  47. *cpuctl = clockspeed_reg | sc520_freq_table[state].driver_data;
  48. local_irq_enable();
  49. return 0;
  50. }
  51. /*
  52. * Module init and exit code
  53. */
  54. static int sc520_freq_cpu_init(struct cpufreq_policy *policy)
  55. {
  56. struct cpuinfo_x86 *c = &cpu_data(0);
  57. /* capability check */
  58. if (c->x86_vendor != X86_VENDOR_AMD ||
  59. c->x86 != 4 || c->x86_model != 9)
  60. return -ENODEV;
  61. /* cpuinfo and default policy values */
  62. policy->cpuinfo.transition_latency = 1000000; /* 1ms */
  63. policy->freq_table = sc520_freq_table;
  64. return 0;
  65. }
  66. static struct cpufreq_driver sc520_freq_driver = {
  67. .get = sc520_freq_get_cpu_frequency,
  68. .verify = cpufreq_generic_frequency_table_verify,
  69. .target_index = sc520_freq_target,
  70. .init = sc520_freq_cpu_init,
  71. .name = "sc520_freq",
  72. };
  73. static const struct x86_cpu_id sc520_ids[] = {
  74. X86_MATCH_VENDOR_FAM_MODEL(AMD, 4, 9, NULL),
  75. {}
  76. };
  77. MODULE_DEVICE_TABLE(x86cpu, sc520_ids);
  78. static int __init sc520_freq_init(void)
  79. {
  80. int err;
  81. if (!x86_match_cpu(sc520_ids))
  82. return -ENODEV;
  83. cpuctl = ioremap((unsigned long)(MMCR_BASE + OFFS_CPUCTL), 1);
  84. if (!cpuctl) {
  85. pr_err("sc520_freq: error: failed to remap memory\n");
  86. return -ENOMEM;
  87. }
  88. err = cpufreq_register_driver(&sc520_freq_driver);
  89. if (err)
  90. iounmap(cpuctl);
  91. return err;
  92. }
  93. static void __exit sc520_freq_exit(void)
  94. {
  95. cpufreq_unregister_driver(&sc520_freq_driver);
  96. iounmap(cpuctl);
  97. }
  98. MODULE_LICENSE("GPL");
  99. MODULE_AUTHOR("Sean Young <sean@mess.org>");
  100. MODULE_DESCRIPTION("cpufreq driver for AMD's Elan sc520 CPU");
  101. module_init(sc520_freq_init);
  102. module_exit(sc520_freq_exit);