clk-mt8167-aud.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2020 MediaTek Inc.
  4. * Copyright (c) 2020 BayLibre, SAS
  5. * Author: James Liao <jamesjj.liao@mediatek.com>
  6. * Fabien Parent <fparent@baylibre.com>
  7. */
  8. #include <linux/clk-provider.h>
  9. #include <linux/mod_devicetable.h>
  10. #include <linux/platform_device.h>
  11. #include "clk-mtk.h"
  12. #include "clk-gate.h"
  13. #include <dt-bindings/clock/mt8167-clk.h>
  14. static const struct mtk_gate_regs aud_cg_regs = {
  15. .set_ofs = 0x0,
  16. .clr_ofs = 0x0,
  17. .sta_ofs = 0x0,
  18. };
  19. #define GATE_AUD(_id, _name, _parent, _shift) \
  20. GATE_MTK(_id, _name, _parent, &aud_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)
  21. static const struct mtk_gate aud_clks[] = {
  22. GATE_AUD(CLK_AUD_AFE, "aud_afe", "clk26m_ck", 2),
  23. GATE_AUD(CLK_AUD_I2S, "aud_i2s", "i2s_infra_bck", 6),
  24. GATE_AUD(CLK_AUD_22M, "aud_22m", "rg_aud_engen1", 8),
  25. GATE_AUD(CLK_AUD_24M, "aud_24m", "rg_aud_engen2", 9),
  26. GATE_AUD(CLK_AUD_INTDIR, "aud_intdir", "rg_aud_spdif_in", 15),
  27. GATE_AUD(CLK_AUD_APLL2_TUNER, "aud_apll2_tuner", "rg_aud_engen2", 18),
  28. GATE_AUD(CLK_AUD_APLL_TUNER, "aud_apll_tuner", "rg_aud_engen1", 19),
  29. GATE_AUD(CLK_AUD_HDMI, "aud_hdmi", "apll12_div4", 20),
  30. GATE_AUD(CLK_AUD_SPDF, "aud_spdf", "apll12_div6", 21),
  31. GATE_AUD(CLK_AUD_ADC, "aud_adc", "aud_afe", 24),
  32. GATE_AUD(CLK_AUD_DAC, "aud_dac", "aud_afe", 25),
  33. GATE_AUD(CLK_AUD_DAC_PREDIS, "aud_dac_predis", "aud_afe", 26),
  34. GATE_AUD(CLK_AUD_TML, "aud_tml", "aud_afe", 27),
  35. };
  36. static const struct mtk_clk_desc aud_desc = {
  37. .clks = aud_clks,
  38. .num_clks = ARRAY_SIZE(aud_clks),
  39. };
  40. static const struct of_device_id of_match_clk_mt8167_audsys[] = {
  41. { .compatible = "mediatek,mt8167-audsys", .data = &aud_desc },
  42. { /* sentinel */ }
  43. };
  44. MODULE_DEVICE_TABLE(of, of_match_clk_mt8167_audsys);
  45. static struct platform_driver clk_mt8167_audsys_drv = {
  46. .probe = mtk_clk_simple_probe,
  47. .remove = mtk_clk_simple_remove,
  48. .driver = {
  49. .name = "clk-mt8167-audsys",
  50. .of_match_table = of_match_clk_mt8167_audsys,
  51. },
  52. };
  53. module_platform_driver(clk_mt8167_audsys_drv);
  54. MODULE_DESCRIPTION("MediaTek MT8167 audio clocks driver");
  55. MODULE_LICENSE("GPL");