owl-divider.c 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. // SPDX-License-Identifier: GPL-2.0+
  2. //
  3. // OWL divider clock driver
  4. //
  5. // Copyright (c) 2014 Actions Semi Inc.
  6. // Author: David Liu <liuwei@actions-semi.com>
  7. //
  8. // Copyright (c) 2018 Linaro Ltd.
  9. // Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
  10. #include <linux/clk-provider.h>
  11. #include <linux/regmap.h>
  12. #include "owl-divider.h"
  13. static int owl_divider_determine_rate(struct clk_hw *hw,
  14. struct clk_rate_request *req)
  15. {
  16. struct owl_divider *div = hw_to_owl_divider(hw);
  17. return divider_determine_rate(hw, req, div->div_hw.table,
  18. div->div_hw.width, div->div_hw.div_flags);
  19. }
  20. unsigned long owl_divider_helper_recalc_rate(struct owl_clk_common *common,
  21. const struct owl_divider_hw *div_hw,
  22. unsigned long parent_rate)
  23. {
  24. unsigned long val;
  25. unsigned int reg;
  26. regmap_read(common->regmap, div_hw->reg, &reg);
  27. val = reg >> div_hw->shift;
  28. val &= (1 << div_hw->width) - 1;
  29. return divider_recalc_rate(&common->hw, parent_rate,
  30. val, div_hw->table,
  31. div_hw->div_flags,
  32. div_hw->width);
  33. }
  34. static unsigned long owl_divider_recalc_rate(struct clk_hw *hw,
  35. unsigned long parent_rate)
  36. {
  37. struct owl_divider *div = hw_to_owl_divider(hw);
  38. return owl_divider_helper_recalc_rate(&div->common,
  39. &div->div_hw, parent_rate);
  40. }
  41. int owl_divider_helper_set_rate(const struct owl_clk_common *common,
  42. const struct owl_divider_hw *div_hw,
  43. unsigned long rate,
  44. unsigned long parent_rate)
  45. {
  46. unsigned long val;
  47. unsigned int reg;
  48. val = divider_get_val(rate, parent_rate, div_hw->table,
  49. div_hw->width, 0);
  50. regmap_read(common->regmap, div_hw->reg, &reg);
  51. reg &= ~GENMASK(div_hw->width + div_hw->shift - 1, div_hw->shift);
  52. regmap_write(common->regmap, div_hw->reg,
  53. reg | (val << div_hw->shift));
  54. return 0;
  55. }
  56. static int owl_divider_set_rate(struct clk_hw *hw, unsigned long rate,
  57. unsigned long parent_rate)
  58. {
  59. struct owl_divider *div = hw_to_owl_divider(hw);
  60. return owl_divider_helper_set_rate(&div->common, &div->div_hw,
  61. rate, parent_rate);
  62. }
  63. const struct clk_ops owl_divider_ops = {
  64. .recalc_rate = owl_divider_recalc_rate,
  65. .determine_rate = owl_divider_determine_rate,
  66. .set_rate = owl_divider_set_rate,
  67. };