btqca.c 26 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Bluetooth supports for Qualcomm Atheros chips
  4. *
  5. * Copyright (c) 2015 The Linux Foundation. All rights reserved.
  6. */
  7. #include <linux/module.h>
  8. #include <linux/firmware.h>
  9. #include <linux/vmalloc.h>
  10. #include <net/bluetooth/bluetooth.h>
  11. #include <net/bluetooth/hci_core.h>
  12. #include "btqca.h"
  13. int qca_read_soc_version(struct hci_dev *hdev, struct qca_btsoc_version *ver,
  14. enum qca_btsoc_type soc_type)
  15. {
  16. struct sk_buff *skb;
  17. struct edl_event_hdr *edl;
  18. char cmd;
  19. int err = 0;
  20. u8 event_type = HCI_EV_VENDOR;
  21. u8 rlen = sizeof(*edl) + sizeof(*ver);
  22. u8 rtype = EDL_APP_VER_RES_EVT;
  23. bt_dev_dbg(hdev, "QCA Version Request");
  24. /* Unlike other SoC's sending version command response as payload to
  25. * VSE event. WCN3991 sends version command response as a payload to
  26. * command complete event.
  27. */
  28. if (soc_type >= QCA_WCN3991) {
  29. event_type = 0;
  30. rlen += 1;
  31. rtype = EDL_PATCH_VER_REQ_CMD;
  32. }
  33. cmd = EDL_PATCH_VER_REQ_CMD;
  34. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, EDL_PATCH_CMD_LEN,
  35. &cmd, event_type, HCI_INIT_TIMEOUT);
  36. if (IS_ERR(skb)) {
  37. err = PTR_ERR(skb);
  38. bt_dev_err(hdev, "Reading QCA version information failed (%d)",
  39. err);
  40. return err;
  41. }
  42. if (skb->len != rlen) {
  43. bt_dev_err(hdev, "QCA Version size mismatch len %d", skb->len);
  44. err = -EILSEQ;
  45. goto out;
  46. }
  47. edl = (struct edl_event_hdr *)(skb->data);
  48. if (edl->cresp != EDL_CMD_REQ_RES_EVT ||
  49. edl->rtype != rtype) {
  50. bt_dev_err(hdev, "QCA Wrong packet received %d %d", edl->cresp,
  51. edl->rtype);
  52. err = -EIO;
  53. goto out;
  54. }
  55. if (soc_type >= QCA_WCN3991)
  56. memcpy(ver, edl->data + 1, sizeof(*ver));
  57. else
  58. memcpy(ver, &edl->data, sizeof(*ver));
  59. bt_dev_info(hdev, "QCA Product ID :0x%08x",
  60. le32_to_cpu(ver->product_id));
  61. bt_dev_info(hdev, "QCA SOC Version :0x%08x",
  62. le32_to_cpu(ver->soc_id));
  63. bt_dev_info(hdev, "QCA ROM Version :0x%08x",
  64. le16_to_cpu(ver->rom_ver));
  65. bt_dev_info(hdev, "QCA Patch Version:0x%08x",
  66. le16_to_cpu(ver->patch_ver));
  67. if (ver->soc_id == 0 || ver->rom_ver == 0)
  68. err = -EILSEQ;
  69. out:
  70. kfree_skb(skb);
  71. if (err)
  72. bt_dev_err(hdev, "QCA Failed to get version (%d)", err);
  73. return err;
  74. }
  75. EXPORT_SYMBOL_GPL(qca_read_soc_version);
  76. static int qca_read_fw_build_info(struct hci_dev *hdev)
  77. {
  78. struct sk_buff *skb;
  79. struct edl_event_hdr *edl;
  80. char *build_label;
  81. char cmd;
  82. int build_lbl_len, err = 0;
  83. bt_dev_dbg(hdev, "QCA read fw build info");
  84. cmd = EDL_GET_BUILD_INFO_CMD;
  85. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, EDL_PATCH_CMD_LEN,
  86. &cmd, 0, HCI_INIT_TIMEOUT);
  87. if (IS_ERR(skb)) {
  88. err = PTR_ERR(skb);
  89. bt_dev_err(hdev, "Reading QCA fw build info failed (%d)",
  90. err);
  91. return err;
  92. }
  93. if (skb->len < sizeof(*edl)) {
  94. err = -EILSEQ;
  95. goto out;
  96. }
  97. edl = (struct edl_event_hdr *)(skb->data);
  98. if (edl->cresp != EDL_CMD_REQ_RES_EVT ||
  99. edl->rtype != EDL_GET_BUILD_INFO_CMD) {
  100. bt_dev_err(hdev, "QCA Wrong packet received %d %d", edl->cresp,
  101. edl->rtype);
  102. err = -EIO;
  103. goto out;
  104. }
  105. if (skb->len < sizeof(*edl) + 1) {
  106. err = -EILSEQ;
  107. goto out;
  108. }
  109. build_lbl_len = edl->data[0];
  110. if (skb->len < sizeof(*edl) + 1 + build_lbl_len) {
  111. err = -EILSEQ;
  112. goto out;
  113. }
  114. build_label = kstrndup(&edl->data[1], build_lbl_len, GFP_KERNEL);
  115. if (!build_label) {
  116. err = -ENOMEM;
  117. goto out;
  118. }
  119. hci_set_fw_info(hdev, "%s", build_label);
  120. kfree(build_label);
  121. out:
  122. kfree_skb(skb);
  123. return err;
  124. }
  125. static int qca_send_patch_config_cmd(struct hci_dev *hdev)
  126. {
  127. const u8 cmd[] = { EDL_PATCH_CONFIG_CMD, 0x01, 0, 0, 0 };
  128. struct sk_buff *skb;
  129. struct edl_event_hdr *edl;
  130. int err;
  131. bt_dev_dbg(hdev, "QCA Patch config");
  132. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, sizeof(cmd),
  133. cmd, 0, HCI_INIT_TIMEOUT);
  134. if (IS_ERR(skb)) {
  135. err = PTR_ERR(skb);
  136. bt_dev_err(hdev, "Sending QCA Patch config failed (%d)", err);
  137. return err;
  138. }
  139. if (skb->len != 2) {
  140. bt_dev_err(hdev, "QCA Patch config cmd size mismatch len %d", skb->len);
  141. err = -EILSEQ;
  142. goto out;
  143. }
  144. edl = (struct edl_event_hdr *)(skb->data);
  145. if (edl->cresp != EDL_PATCH_CONFIG_RES_EVT || edl->rtype != EDL_PATCH_CONFIG_CMD) {
  146. bt_dev_err(hdev, "QCA Wrong packet received %d %d", edl->cresp,
  147. edl->rtype);
  148. err = -EIO;
  149. goto out;
  150. }
  151. err = 0;
  152. out:
  153. kfree_skb(skb);
  154. return err;
  155. }
  156. static int qca_send_reset(struct hci_dev *hdev)
  157. {
  158. struct sk_buff *skb;
  159. int err;
  160. bt_dev_dbg(hdev, "QCA HCI_RESET");
  161. skb = __hci_cmd_sync(hdev, HCI_OP_RESET, 0, NULL, HCI_INIT_TIMEOUT);
  162. if (IS_ERR(skb)) {
  163. err = PTR_ERR(skb);
  164. bt_dev_err(hdev, "QCA Reset failed (%d)", err);
  165. return err;
  166. }
  167. kfree_skb(skb);
  168. return 0;
  169. }
  170. static int qca_read_fw_board_id(struct hci_dev *hdev, u16 *bid)
  171. {
  172. u8 cmd;
  173. struct sk_buff *skb;
  174. struct edl_event_hdr *edl;
  175. int err = 0;
  176. cmd = EDL_GET_BID_REQ_CMD;
  177. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, EDL_PATCH_CMD_LEN,
  178. &cmd, 0, HCI_INIT_TIMEOUT);
  179. if (IS_ERR(skb)) {
  180. err = PTR_ERR(skb);
  181. bt_dev_err(hdev, "Reading QCA board ID failed (%d)", err);
  182. return err;
  183. }
  184. edl = skb_pull_data(skb, sizeof(*edl));
  185. if (!edl) {
  186. bt_dev_err(hdev, "QCA read board ID with no header");
  187. err = -EILSEQ;
  188. goto out;
  189. }
  190. if (edl->cresp != EDL_CMD_REQ_RES_EVT ||
  191. edl->rtype != EDL_GET_BID_REQ_CMD) {
  192. bt_dev_err(hdev, "QCA Wrong packet: %d %d", edl->cresp, edl->rtype);
  193. err = -EIO;
  194. goto out;
  195. }
  196. if (skb->len < 3) {
  197. err = -EILSEQ;
  198. goto out;
  199. }
  200. *bid = (edl->data[1] << 8) + edl->data[2];
  201. bt_dev_dbg(hdev, "%s: bid = %x", __func__, *bid);
  202. out:
  203. kfree_skb(skb);
  204. return err;
  205. }
  206. int qca_send_pre_shutdown_cmd(struct hci_dev *hdev)
  207. {
  208. struct sk_buff *skb;
  209. int err;
  210. bt_dev_dbg(hdev, "QCA pre shutdown cmd");
  211. skb = __hci_cmd_sync_ev(hdev, QCA_PRE_SHUTDOWN_CMD, 0,
  212. NULL, HCI_EV_CMD_COMPLETE, HCI_INIT_TIMEOUT);
  213. if (IS_ERR(skb)) {
  214. err = PTR_ERR(skb);
  215. bt_dev_err(hdev, "QCA preshutdown_cmd failed (%d)", err);
  216. return err;
  217. }
  218. kfree_skb(skb);
  219. return 0;
  220. }
  221. EXPORT_SYMBOL_GPL(qca_send_pre_shutdown_cmd);
  222. static bool qca_filename_has_extension(const char *filename)
  223. {
  224. const char *suffix = strrchr(filename, '.');
  225. /* File extensions require a dot, but not as the first or last character */
  226. if (!suffix || suffix == filename || *(suffix + 1) == '\0')
  227. return 0;
  228. /* Avoid matching directories with names that look like files with extensions */
  229. return !strchr(suffix, '/');
  230. }
  231. static bool qca_get_alt_nvm_file(char *filename, size_t max_size)
  232. {
  233. char fwname[64];
  234. const char *suffix;
  235. /* nvm file name has an extension, replace with .bin */
  236. if (qca_filename_has_extension(filename)) {
  237. suffix = strrchr(filename, '.');
  238. strscpy(fwname, filename, suffix - filename + 1);
  239. snprintf(fwname + (suffix - filename),
  240. sizeof(fwname) - (suffix - filename), ".bin");
  241. /* If nvm file is already the default one, return false to skip the retry. */
  242. if (strcmp(fwname, filename) == 0)
  243. return false;
  244. snprintf(filename, max_size, "%s", fwname);
  245. return true;
  246. }
  247. return false;
  248. }
  249. static int qca_tlv_check_data(struct hci_dev *hdev,
  250. struct qca_fw_config *config,
  251. u8 *fw_data, size_t fw_size,
  252. enum qca_btsoc_type soc_type)
  253. {
  254. const u8 *data;
  255. u32 type_len;
  256. u16 tag_id, tag_len;
  257. int idx, length;
  258. struct tlv_type_hdr *tlv;
  259. struct tlv_type_patch *tlv_patch;
  260. struct tlv_type_nvm *tlv_nvm;
  261. uint8_t nvm_baud_rate = config->user_baud_rate;
  262. u8 type;
  263. config->dnld_mode = QCA_SKIP_EVT_NONE;
  264. config->dnld_type = QCA_SKIP_EVT_NONE;
  265. switch (config->type) {
  266. case ELF_TYPE_PATCH:
  267. if (fw_size < 7)
  268. return -EINVAL;
  269. config->dnld_mode = QCA_SKIP_EVT_VSE_CC;
  270. config->dnld_type = QCA_SKIP_EVT_VSE_CC;
  271. bt_dev_dbg(hdev, "File Class : 0x%x", fw_data[4]);
  272. bt_dev_dbg(hdev, "Data Encoding : 0x%x", fw_data[5]);
  273. bt_dev_dbg(hdev, "File version : 0x%x", fw_data[6]);
  274. break;
  275. case TLV_TYPE_PATCH:
  276. if (fw_size < sizeof(struct tlv_type_hdr) + sizeof(struct tlv_type_patch))
  277. return -EINVAL;
  278. tlv = (struct tlv_type_hdr *)fw_data;
  279. type_len = le32_to_cpu(tlv->type_len);
  280. tlv_patch = (struct tlv_type_patch *)tlv->data;
  281. /* For Rome version 1.1 to 3.1, all segment commands
  282. * are acked by a vendor specific event (VSE).
  283. * For Rome >= 3.2, the download mode field indicates
  284. * if VSE is skipped by the controller.
  285. * In case VSE is skipped, only the last segment is acked.
  286. */
  287. config->dnld_mode = tlv_patch->download_mode;
  288. config->dnld_type = config->dnld_mode;
  289. BT_DBG("TLV Type\t\t : 0x%x", type_len & 0x000000ff);
  290. BT_DBG("Total Length : %d bytes",
  291. le32_to_cpu(tlv_patch->total_size));
  292. BT_DBG("Patch Data Length : %d bytes",
  293. le32_to_cpu(tlv_patch->data_length));
  294. BT_DBG("Signing Format Version : 0x%x",
  295. tlv_patch->format_version);
  296. BT_DBG("Signature Algorithm : 0x%x",
  297. tlv_patch->signature);
  298. BT_DBG("Download mode : 0x%x",
  299. tlv_patch->download_mode);
  300. BT_DBG("Reserved : 0x%x",
  301. tlv_patch->reserved1);
  302. BT_DBG("Product ID : 0x%04x",
  303. le16_to_cpu(tlv_patch->product_id));
  304. BT_DBG("Rom Build Version : 0x%04x",
  305. le16_to_cpu(tlv_patch->rom_build));
  306. BT_DBG("Patch Version : 0x%04x",
  307. le16_to_cpu(tlv_patch->patch_version));
  308. BT_DBG("Reserved : 0x%x",
  309. le16_to_cpu(tlv_patch->reserved2));
  310. BT_DBG("Patch Entry Address : 0x%x",
  311. le32_to_cpu(tlv_patch->entry));
  312. break;
  313. case TLV_TYPE_NVM:
  314. if (fw_size < sizeof(struct tlv_type_hdr))
  315. return -EINVAL;
  316. tlv = (struct tlv_type_hdr *)fw_data;
  317. type_len = le32_to_cpu(tlv->type_len);
  318. length = type_len >> 8;
  319. type = type_len & 0xff;
  320. /* Some NVM files have more than one set of tags, only parse
  321. * the first set when it has type 2 for now. When there is
  322. * more than one set there is an enclosing header of type 4.
  323. */
  324. if (type == 4) {
  325. if (fw_size < 2 * sizeof(struct tlv_type_hdr))
  326. return -EINVAL;
  327. tlv++;
  328. type_len = le32_to_cpu(tlv->type_len);
  329. length = type_len >> 8;
  330. type = type_len & 0xff;
  331. }
  332. BT_DBG("TLV Type\t\t : 0x%x", type);
  333. BT_DBG("Length\t\t : %d bytes", length);
  334. if (type != 2)
  335. break;
  336. if (fw_size < length + (tlv->data - fw_data))
  337. return -EINVAL;
  338. idx = 0;
  339. data = tlv->data;
  340. while (idx < length - sizeof(struct tlv_type_nvm)) {
  341. tlv_nvm = (struct tlv_type_nvm *)(data + idx);
  342. tag_id = le16_to_cpu(tlv_nvm->tag_id);
  343. tag_len = le16_to_cpu(tlv_nvm->tag_len);
  344. if (length < idx + sizeof(struct tlv_type_nvm) + tag_len)
  345. return -EINVAL;
  346. /* Update NVM tags as needed */
  347. switch (tag_id) {
  348. case EDL_TAG_ID_BD_ADDR:
  349. if (tag_len != sizeof(bdaddr_t))
  350. return -EINVAL;
  351. memcpy(&config->bdaddr, tlv_nvm->data, sizeof(bdaddr_t));
  352. break;
  353. case EDL_TAG_ID_HCI:
  354. if (tag_len < 3)
  355. return -EINVAL;
  356. /* HCI transport layer parameters
  357. * enabling software inband sleep
  358. * onto controller side.
  359. */
  360. tlv_nvm->data[0] |= 0x80;
  361. /* UART Baud Rate */
  362. if (soc_type >= QCA_WCN3991)
  363. tlv_nvm->data[1] = nvm_baud_rate;
  364. else
  365. tlv_nvm->data[2] = nvm_baud_rate;
  366. break;
  367. case EDL_TAG_ID_DEEP_SLEEP:
  368. if (tag_len < 1)
  369. return -EINVAL;
  370. /* Sleep enable mask
  371. * enabling deep sleep feature on controller.
  372. */
  373. tlv_nvm->data[0] |= 0x01;
  374. break;
  375. }
  376. idx += sizeof(struct tlv_type_nvm) + tag_len;
  377. }
  378. break;
  379. default:
  380. BT_ERR("Unknown TLV type %d", config->type);
  381. return -EINVAL;
  382. }
  383. return 0;
  384. }
  385. static int qca_tlv_send_segment(struct hci_dev *hdev, int seg_size,
  386. const u8 *data, enum qca_tlv_dnld_mode mode,
  387. enum qca_btsoc_type soc_type)
  388. {
  389. struct sk_buff *skb;
  390. struct edl_event_hdr *edl;
  391. struct tlv_seg_resp *tlv_resp;
  392. u8 cmd[MAX_SIZE_PER_TLV_SEGMENT + 2];
  393. int err = 0;
  394. u8 event_type = HCI_EV_VENDOR;
  395. u8 rlen = (sizeof(*edl) + sizeof(*tlv_resp));
  396. u8 rtype = EDL_TVL_DNLD_RES_EVT;
  397. cmd[0] = EDL_PATCH_TLV_REQ_CMD;
  398. cmd[1] = seg_size;
  399. memcpy(cmd + 2, data, seg_size);
  400. if (mode == QCA_SKIP_EVT_VSE_CC || mode == QCA_SKIP_EVT_VSE)
  401. return __hci_cmd_send(hdev, EDL_PATCH_CMD_OPCODE, seg_size + 2,
  402. cmd);
  403. /* Unlike other SoC's sending version command response as payload to
  404. * VSE event. WCN3991 sends version command response as a payload to
  405. * command complete event.
  406. */
  407. if (soc_type >= QCA_WCN3991) {
  408. event_type = 0;
  409. rlen = sizeof(*edl);
  410. rtype = EDL_PATCH_TLV_REQ_CMD;
  411. }
  412. skb = __hci_cmd_sync_ev(hdev, EDL_PATCH_CMD_OPCODE, seg_size + 2, cmd,
  413. event_type, HCI_INIT_TIMEOUT);
  414. if (IS_ERR(skb)) {
  415. err = PTR_ERR(skb);
  416. bt_dev_err(hdev, "QCA Failed to send TLV segment (%d)", err);
  417. return err;
  418. }
  419. if (skb->len != rlen) {
  420. bt_dev_err(hdev, "QCA TLV response size mismatch");
  421. err = -EILSEQ;
  422. goto out;
  423. }
  424. edl = (struct edl_event_hdr *)(skb->data);
  425. if (edl->cresp != EDL_CMD_REQ_RES_EVT || edl->rtype != rtype) {
  426. bt_dev_err(hdev, "QCA TLV with error stat 0x%x rtype 0x%x",
  427. edl->cresp, edl->rtype);
  428. err = -EIO;
  429. }
  430. if (soc_type >= QCA_WCN3991)
  431. goto out;
  432. tlv_resp = (struct tlv_seg_resp *)(edl->data);
  433. if (tlv_resp->result) {
  434. bt_dev_err(hdev, "QCA TLV with error stat 0x%x rtype 0x%x (0x%x)",
  435. edl->cresp, edl->rtype, tlv_resp->result);
  436. }
  437. out:
  438. kfree_skb(skb);
  439. return err;
  440. }
  441. static int qca_inject_cmd_complete_event(struct hci_dev *hdev)
  442. {
  443. struct hci_event_hdr *hdr;
  444. struct hci_ev_cmd_complete *evt;
  445. struct sk_buff *skb;
  446. skb = bt_skb_alloc(sizeof(*hdr) + sizeof(*evt) + 1, GFP_KERNEL);
  447. if (!skb)
  448. return -ENOMEM;
  449. hdr = skb_put(skb, sizeof(*hdr));
  450. hdr->evt = HCI_EV_CMD_COMPLETE;
  451. hdr->plen = sizeof(*evt) + 1;
  452. evt = skb_put(skb, sizeof(*evt));
  453. evt->ncmd = 1;
  454. evt->opcode = cpu_to_le16(QCA_HCI_CC_OPCODE);
  455. skb_put_u8(skb, QCA_HCI_CC_SUCCESS);
  456. hci_skb_pkt_type(skb) = HCI_EVENT_PKT;
  457. return hci_recv_frame(hdev, skb);
  458. }
  459. static int qca_download_firmware(struct hci_dev *hdev,
  460. struct qca_fw_config *config,
  461. enum qca_btsoc_type soc_type,
  462. u8 rom_ver)
  463. {
  464. const struct firmware *fw;
  465. u8 *data;
  466. const u8 *segment;
  467. int ret, size, remain, i = 0;
  468. bt_dev_info(hdev, "QCA Downloading %s", config->fwname);
  469. ret = request_firmware(&fw, config->fwname, &hdev->dev);
  470. if (ret) {
  471. /* If the board-specific file is missing, try loading the default
  472. * one, unless that was attempted already.
  473. */
  474. if (config->type == TLV_TYPE_NVM &&
  475. qca_get_alt_nvm_file(config->fwname, sizeof(config->fwname))) {
  476. bt_dev_info(hdev, "QCA Downloading %s", config->fwname);
  477. ret = request_firmware(&fw, config->fwname, &hdev->dev);
  478. if (ret) {
  479. bt_dev_err(hdev, "QCA Failed to request file: %s (%d)",
  480. config->fwname, ret);
  481. return ret;
  482. }
  483. } else {
  484. bt_dev_err(hdev, "QCA Failed to request file: %s (%d)",
  485. config->fwname, ret);
  486. return ret;
  487. }
  488. }
  489. size = fw->size;
  490. data = vmalloc(fw->size);
  491. if (!data) {
  492. bt_dev_err(hdev, "QCA Failed to allocate memory for file: %s",
  493. config->fwname);
  494. release_firmware(fw);
  495. return -ENOMEM;
  496. }
  497. memcpy(data, fw->data, size);
  498. release_firmware(fw);
  499. ret = qca_tlv_check_data(hdev, config, data, size, soc_type);
  500. if (ret)
  501. goto out;
  502. segment = data;
  503. remain = size;
  504. while (remain > 0) {
  505. int segsize = min(MAX_SIZE_PER_TLV_SEGMENT, remain);
  506. bt_dev_dbg(hdev, "Send segment %d, size %d", i++, segsize);
  507. remain -= segsize;
  508. /* The last segment is always acked regardless download mode */
  509. if (!remain || segsize < MAX_SIZE_PER_TLV_SEGMENT)
  510. config->dnld_mode = QCA_SKIP_EVT_NONE;
  511. ret = qca_tlv_send_segment(hdev, segsize, segment,
  512. config->dnld_mode, soc_type);
  513. if (ret)
  514. goto out;
  515. segment += segsize;
  516. }
  517. /* Latest qualcomm chipsets are not sending a command complete event
  518. * for every fw packet sent. They only respond with a vendor specific
  519. * event for the last packet. This optimization in the chip will
  520. * decrease the BT in initialization time. Here we will inject a command
  521. * complete event to avoid a command timeout error message.
  522. */
  523. if (config->dnld_type == QCA_SKIP_EVT_VSE_CC ||
  524. config->dnld_type == QCA_SKIP_EVT_VSE)
  525. ret = qca_inject_cmd_complete_event(hdev);
  526. out:
  527. vfree(data);
  528. return ret;
  529. }
  530. static int qca_disable_soc_logging(struct hci_dev *hdev)
  531. {
  532. struct sk_buff *skb;
  533. u8 cmd[2];
  534. int err;
  535. cmd[0] = QCA_DISABLE_LOGGING_SUB_OP;
  536. cmd[1] = 0x00;
  537. skb = __hci_cmd_sync_ev(hdev, QCA_DISABLE_LOGGING, sizeof(cmd), cmd,
  538. HCI_EV_CMD_COMPLETE, HCI_INIT_TIMEOUT);
  539. if (IS_ERR(skb)) {
  540. err = PTR_ERR(skb);
  541. bt_dev_err(hdev, "QCA Failed to disable soc logging(%d)", err);
  542. return err;
  543. }
  544. kfree_skb(skb);
  545. return 0;
  546. }
  547. int qca_set_bdaddr_rome(struct hci_dev *hdev, const bdaddr_t *bdaddr)
  548. {
  549. struct sk_buff *skb;
  550. u8 cmd[9];
  551. int err;
  552. cmd[0] = EDL_NVM_ACCESS_SET_REQ_CMD;
  553. cmd[1] = 0x02; /* TAG ID */
  554. cmd[2] = sizeof(bdaddr_t); /* size */
  555. memcpy(cmd + 3, bdaddr, sizeof(bdaddr_t));
  556. skb = __hci_cmd_sync_ev(hdev, EDL_NVM_ACCESS_OPCODE, sizeof(cmd), cmd,
  557. HCI_EV_VENDOR, HCI_INIT_TIMEOUT);
  558. if (IS_ERR(skb)) {
  559. err = PTR_ERR(skb);
  560. bt_dev_err(hdev, "QCA Change address command failed (%d)", err);
  561. return err;
  562. }
  563. kfree_skb(skb);
  564. return 0;
  565. }
  566. EXPORT_SYMBOL_GPL(qca_set_bdaddr_rome);
  567. static int qca_check_bdaddr(struct hci_dev *hdev, const struct qca_fw_config *config)
  568. {
  569. struct hci_rp_read_bd_addr *bda;
  570. struct sk_buff *skb;
  571. int err;
  572. if (bacmp(&hdev->public_addr, BDADDR_ANY))
  573. return 0;
  574. skb = __hci_cmd_sync(hdev, HCI_OP_READ_BD_ADDR, 0, NULL,
  575. HCI_INIT_TIMEOUT);
  576. if (IS_ERR(skb)) {
  577. err = PTR_ERR(skb);
  578. bt_dev_err(hdev, "Failed to read device address (%d)", err);
  579. return err;
  580. }
  581. if (skb->len != sizeof(*bda)) {
  582. bt_dev_err(hdev, "Device address length mismatch");
  583. kfree_skb(skb);
  584. return -EIO;
  585. }
  586. bda = (struct hci_rp_read_bd_addr *)skb->data;
  587. if (!bacmp(&bda->bdaddr, &config->bdaddr))
  588. hci_set_quirk(hdev, HCI_QUIRK_USE_BDADDR_PROPERTY);
  589. kfree_skb(skb);
  590. return 0;
  591. }
  592. static void qca_get_nvm_name_by_board(char *fwname, size_t max_size,
  593. const char *stem, enum qca_btsoc_type soc_type,
  594. struct qca_btsoc_version ver, u8 rom_ver, u16 bid)
  595. {
  596. const char *variant;
  597. const char *prefix;
  598. /* Set the default value to variant and prefix */
  599. variant = "";
  600. prefix = "b";
  601. if (soc_type == QCA_QCA2066)
  602. prefix = "";
  603. if (soc_type == QCA_WCN6855 || soc_type == QCA_QCA2066) {
  604. /* If the chip is manufactured by GlobalFoundries */
  605. if ((le32_to_cpu(ver.soc_id) & QCA_HSP_GF_SOC_MASK) == QCA_HSP_GF_SOC_ID)
  606. variant = "g";
  607. }
  608. if (rom_ver != 0) {
  609. if (bid == 0x0 || bid == 0xffff)
  610. snprintf(fwname, max_size, "qca/%s%02x%s.bin", stem, rom_ver, variant);
  611. else
  612. snprintf(fwname, max_size, "qca/%s%02x%s.%s%02x", stem, rom_ver,
  613. variant, prefix, bid);
  614. } else {
  615. if (bid == 0x0 || bid == 0xffff)
  616. snprintf(fwname, max_size, "qca/%s%s.bin", stem, variant);
  617. else
  618. snprintf(fwname, max_size, "qca/%s%s.%s%02x", stem, variant, prefix, bid);
  619. }
  620. }
  621. int qca_uart_setup(struct hci_dev *hdev, uint8_t baudrate,
  622. enum qca_btsoc_type soc_type, struct qca_btsoc_version ver,
  623. const char *firmware_name, const char *rampatch_name)
  624. {
  625. struct qca_fw_config config = {};
  626. const char *variant = "";
  627. int err;
  628. u8 rom_ver = 0;
  629. u32 soc_ver;
  630. u16 boardid = 0;
  631. bt_dev_dbg(hdev, "QCA setup on UART");
  632. soc_ver = get_soc_ver(ver.soc_id, ver.rom_ver);
  633. bt_dev_info(hdev, "QCA controller version 0x%08x", soc_ver);
  634. config.user_baud_rate = baudrate;
  635. /* Firmware files to download are based on ROM version.
  636. * ROM version is derived from last two bytes of soc_ver.
  637. */
  638. if (soc_type == QCA_WCN3988)
  639. rom_ver = ((soc_ver & 0x00000f00) >> 0x05) | (soc_ver & 0x0000000f);
  640. else if (soc_type == QCA_WCN3998)
  641. rom_ver = ((soc_ver & 0x0000f000) >> 0x07) | (soc_ver & 0x0000000f);
  642. else
  643. rom_ver = ((soc_ver & 0x00000f00) >> 0x04) | (soc_ver & 0x0000000f);
  644. if (soc_type == QCA_WCN6750)
  645. qca_send_patch_config_cmd(hdev);
  646. /* Download rampatch file */
  647. config.type = TLV_TYPE_PATCH;
  648. if (rampatch_name) {
  649. snprintf(config.fwname, sizeof(config.fwname), "qca/%s", rampatch_name);
  650. } else {
  651. switch (soc_type) {
  652. case QCA_WCN3950:
  653. snprintf(config.fwname, sizeof(config.fwname),
  654. "qca/cmbtfw%02x.tlv", rom_ver);
  655. break;
  656. case QCA_WCN3990:
  657. case QCA_WCN3991:
  658. case QCA_WCN3998:
  659. snprintf(config.fwname, sizeof(config.fwname),
  660. "qca/crbtfw%02x.tlv", rom_ver);
  661. break;
  662. case QCA_WCN3988:
  663. snprintf(config.fwname, sizeof(config.fwname),
  664. "qca/apbtfw%02x.tlv", rom_ver);
  665. break;
  666. case QCA_QCA2066:
  667. snprintf(config.fwname, sizeof(config.fwname),
  668. "qca/hpbtfw%02x.tlv", rom_ver);
  669. break;
  670. case QCA_QCA6390:
  671. snprintf(config.fwname, sizeof(config.fwname),
  672. "qca/htbtfw%02x.tlv", rom_ver);
  673. break;
  674. case QCA_WCN6750:
  675. /* Choose mbn file by default.If mbn file is not found
  676. * then choose tlv file
  677. */
  678. config.type = ELF_TYPE_PATCH;
  679. snprintf(config.fwname, sizeof(config.fwname),
  680. "qca/msbtfw%02x.mbn", rom_ver);
  681. break;
  682. case QCA_WCN6855:
  683. /* Due to historical reasons, WCN685x chip has been using firmware
  684. * without the "wcn" prefix. The mapping between the chip and its
  685. * corresponding firmware has now been corrected.
  686. */
  687. snprintf(config.fwname, sizeof(config.fwname),
  688. "qca/wcnhpbtfw%02x.tlv", rom_ver);
  689. break;
  690. case QCA_WCN7850:
  691. snprintf(config.fwname, sizeof(config.fwname),
  692. "qca/hmtbtfw%02x.tlv", rom_ver);
  693. break;
  694. default:
  695. snprintf(config.fwname, sizeof(config.fwname),
  696. "qca/rampatch_%08x.bin", soc_ver);
  697. }
  698. }
  699. err = qca_download_firmware(hdev, &config, soc_type, rom_ver);
  700. /* For WCN6750, if mbn file is not present then check for
  701. * tlv file.
  702. */
  703. if (err < 0 && soc_type == QCA_WCN6750) {
  704. bt_dev_dbg(hdev, "QCA Failed to request file: %s (%d)",
  705. config.fwname, err);
  706. config.type = TLV_TYPE_PATCH;
  707. snprintf(config.fwname, sizeof(config.fwname),
  708. "qca/msbtfw%02x.tlv", rom_ver);
  709. bt_dev_info(hdev, "QCA Downloading %s", config.fwname);
  710. err = qca_download_firmware(hdev, &config, soc_type, rom_ver);
  711. } else if (err < 0 && !rampatch_name && soc_type == QCA_WCN6855) {
  712. snprintf(config.fwname, sizeof(config.fwname),
  713. "qca/hpbtfw%02x.tlv", rom_ver);
  714. err = qca_download_firmware(hdev, &config, soc_type, rom_ver);
  715. }
  716. if (err < 0) {
  717. bt_dev_err(hdev, "QCA Failed to request file: %s (%d)",
  718. config.fwname, err);
  719. return err;
  720. }
  721. /* Give the controller some time to get ready to receive the NVM */
  722. msleep(10);
  723. if (soc_type == QCA_QCA2066 || soc_type == QCA_WCN7850)
  724. qca_read_fw_board_id(hdev, &boardid);
  725. /* Download NVM configuration */
  726. config.type = TLV_TYPE_NVM;
  727. if (firmware_name) {
  728. /* The firmware name has an extension, use it directly */
  729. if (qca_filename_has_extension(firmware_name)) {
  730. snprintf(config.fwname, sizeof(config.fwname), "qca/%s", firmware_name);
  731. } else {
  732. qca_read_fw_board_id(hdev, &boardid);
  733. qca_get_nvm_name_by_board(config.fwname, sizeof(config.fwname),
  734. firmware_name, soc_type, ver, 0, boardid);
  735. }
  736. } else {
  737. switch (soc_type) {
  738. case QCA_WCN3950:
  739. if (le32_to_cpu(ver.soc_id) == QCA_WCN3950_SOC_ID_T)
  740. variant = "t";
  741. else if (le32_to_cpu(ver.soc_id) == QCA_WCN3950_SOC_ID_S)
  742. variant = "s";
  743. snprintf(config.fwname, sizeof(config.fwname),
  744. "qca/cmnv%02x%s.bin", rom_ver, variant);
  745. break;
  746. case QCA_WCN3990:
  747. case QCA_WCN3991:
  748. case QCA_WCN3998:
  749. if (le32_to_cpu(ver.soc_id) == QCA_WCN3991_SOC_ID)
  750. variant = "u";
  751. snprintf(config.fwname, sizeof(config.fwname),
  752. "qca/crnv%02x%s.bin", rom_ver, variant);
  753. break;
  754. case QCA_WCN3988:
  755. snprintf(config.fwname, sizeof(config.fwname),
  756. "qca/apnv%02x.bin", rom_ver);
  757. break;
  758. case QCA_QCA2066:
  759. qca_get_nvm_name_by_board(config.fwname,
  760. sizeof(config.fwname), "hpnv", soc_type, ver,
  761. rom_ver, boardid);
  762. break;
  763. case QCA_QCA6390:
  764. snprintf(config.fwname, sizeof(config.fwname),
  765. "qca/htnv%02x.bin", rom_ver);
  766. break;
  767. case QCA_WCN6750:
  768. snprintf(config.fwname, sizeof(config.fwname),
  769. "qca/msnv%02x.bin", rom_ver);
  770. break;
  771. case QCA_WCN6855:
  772. qca_read_fw_board_id(hdev, &boardid);
  773. qca_get_nvm_name_by_board(config.fwname, sizeof(config.fwname),
  774. "wcnhpnv", soc_type, ver, rom_ver, boardid);
  775. break;
  776. case QCA_WCN7850:
  777. qca_get_nvm_name_by_board(config.fwname, sizeof(config.fwname),
  778. "hmtnv", soc_type, ver, rom_ver, boardid);
  779. break;
  780. default:
  781. snprintf(config.fwname, sizeof(config.fwname),
  782. "qca/nvm_%08x.bin", soc_ver);
  783. }
  784. }
  785. err = qca_download_firmware(hdev, &config, soc_type, rom_ver);
  786. if (err < 0 && !firmware_name && soc_type == QCA_WCN6855) {
  787. qca_get_nvm_name_by_board(config.fwname, sizeof(config.fwname),
  788. "hpnv", soc_type, ver, rom_ver, boardid);
  789. err = qca_download_firmware(hdev, &config, soc_type, rom_ver);
  790. }
  791. if (err < 0) {
  792. bt_dev_err(hdev, "QCA Failed to request file: %s (%d)",
  793. config.fwname, err);
  794. return err;
  795. }
  796. switch (soc_type) {
  797. case QCA_WCN3991:
  798. case QCA_QCA2066:
  799. case QCA_QCA6390:
  800. case QCA_WCN6750:
  801. case QCA_WCN6855:
  802. case QCA_WCN7850:
  803. err = qca_disable_soc_logging(hdev);
  804. if (err < 0)
  805. return err;
  806. break;
  807. default:
  808. break;
  809. }
  810. /* WCN399x and WCN6750 supports the Microsoft vendor extension with 0xFD70 as the
  811. * VsMsftOpCode.
  812. */
  813. switch (soc_type) {
  814. case QCA_WCN3950:
  815. case QCA_WCN3988:
  816. case QCA_WCN3990:
  817. case QCA_WCN3991:
  818. case QCA_WCN3998:
  819. case QCA_WCN6750:
  820. hci_set_msft_opcode(hdev, 0xFD70);
  821. break;
  822. default:
  823. break;
  824. }
  825. /* Perform HCI reset */
  826. err = qca_send_reset(hdev);
  827. if (err < 0) {
  828. bt_dev_err(hdev, "QCA Failed to run HCI_RESET (%d)", err);
  829. return err;
  830. }
  831. switch (soc_type) {
  832. case QCA_WCN3991:
  833. case QCA_WCN6750:
  834. case QCA_WCN6855:
  835. case QCA_WCN7850:
  836. /* get fw build info */
  837. err = qca_read_fw_build_info(hdev);
  838. if (err < 0)
  839. return err;
  840. break;
  841. default:
  842. break;
  843. }
  844. err = qca_check_bdaddr(hdev, &config);
  845. if (err)
  846. return err;
  847. bt_dev_info(hdev, "QCA setup on UART is completed");
  848. return 0;
  849. }
  850. EXPORT_SYMBOL_GPL(qca_uart_setup);
  851. int qca_set_bdaddr(struct hci_dev *hdev, const bdaddr_t *bdaddr)
  852. {
  853. bdaddr_t bdaddr_swapped;
  854. struct sk_buff *skb;
  855. int err;
  856. baswap(&bdaddr_swapped, bdaddr);
  857. skb = __hci_cmd_sync_ev(hdev, EDL_WRITE_BD_ADDR_OPCODE, 6,
  858. &bdaddr_swapped, HCI_EV_VENDOR,
  859. HCI_INIT_TIMEOUT);
  860. if (IS_ERR(skb)) {
  861. err = PTR_ERR(skb);
  862. bt_dev_err(hdev, "QCA Change address cmd failed (%d)", err);
  863. return err;
  864. }
  865. kfree_skb(skb);
  866. return 0;
  867. }
  868. EXPORT_SYMBOL_GPL(qca_set_bdaddr);
  869. MODULE_AUTHOR("Ben Young Tae Kim <ytkim@qca.qualcomm.com>");
  870. MODULE_DESCRIPTION("Bluetooth support for Qualcomm Atheros family");
  871. MODULE_LICENSE("GPL");