| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103 |
- # SPDX-License-Identifier: GPL-2.0
- if RALINK
- config RALINK_ILL_ACC
- bool
- depends on SOC_RT305X
- default y
- config IRQ_INTC
- bool
- default y
- depends on !SOC_MT7621
- choice
- prompt "Ralink SoC selection"
- default SOC_RT305X
- help
- Select Ralink MIPS SoC type.
- config SOC_RT288X
- bool "RT288x"
- select MIPS_AUTO_PFN_OFFSET
- select MIPS_L1_CACHE_SHIFT_4
- select HAVE_PCI
- select SOC_BUS
- config SOC_RT305X
- bool "RT305x"
- select SOC_BUS
- config SOC_RT3883
- bool "RT3883"
- select HAVE_PCI
- select SOC_BUS
- config SOC_MT7620
- bool "MT7620/8"
- select CPU_MIPSR2_IRQ_VI
- select HAVE_PCI
- select SOC_BUS
- config SOC_MT7621
- bool "MT7621"
- select MIPS_CPU_SCACHE
- select SYS_SUPPORTS_MULTITHREADING
- select SYS_SUPPORTS_SMP
- select SYS_SUPPORTS_MIPS_CPS
- select SYS_SUPPORTS_HIGHMEM
- select MIPS_GIC
- select CLKSRC_MIPS_GIC
- select HAVE_PCI
- select PCI_DRIVERS_GENERIC
- select SOC_BUS
- select PINCTRL
- help
- The MT7621 system-on-a-chip includes an 880 MHz MIPS1004Kc
- dual-core CPU, a 5-port 10/100/1000 switch/PHY and one RGMII.
- endchoice
- choice
- prompt "Devicetree selection"
- depends on !SOC_MT7621
- default DTB_RT_NONE
- help
- Select the devicetree.
- config DTB_RT_NONE
- bool "None"
- config DTB_RT2880_EVAL
- bool "RT2880 eval kit"
- depends on SOC_RT288X
- select BUILTIN_DTB
- config DTB_RT305X_EVAL
- bool "RT305x eval kit"
- depends on SOC_RT305X
- select BUILTIN_DTB
- config DTB_RT3883_EVAL
- bool "RT3883 eval kit"
- depends on SOC_RT3883
- select BUILTIN_DTB
- config DTB_MT7620A_EVAL
- bool "MT7620A eval kit"
- depends on SOC_MT7620
- select BUILTIN_DTB
- config DTB_OMEGA2P
- bool "Onion Omega2+"
- depends on SOC_MT7620
- select BUILTIN_DTB
- config DTB_VOCORE2
- bool "VoCore2"
- depends on SOC_MT7620
- select BUILTIN_DTB
- endchoice
- endif
|
