mt2712-evb.dts 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238
  1. /*
  2. * Copyright (c) 2017 MediaTek Inc.
  3. * Author: YT Shen <yt.shen@mediatek.com>
  4. *
  5. * SPDX-License-Identifier: (GPL-2.0 OR MIT)
  6. */
  7. /dts-v1/;
  8. #include <dt-bindings/gpio/gpio.h>
  9. #include "mt2712e.dtsi"
  10. / {
  11. model = "MediaTek MT2712 evaluation board";
  12. chassis-type = "embedded";
  13. compatible = "mediatek,mt2712-evb", "mediatek,mt2712";
  14. aliases {
  15. serial0 = &uart0;
  16. };
  17. memory@40000000 {
  18. device_type = "memory";
  19. reg = <0 0x40000000 0 0x80000000>;
  20. };
  21. chosen {
  22. stdout-path = "serial0:921600n8";
  23. };
  24. cpus_fixed_vproc0: regulator-vproc-buck0 {
  25. compatible = "regulator-fixed";
  26. regulator-name = "vproc_buck0";
  27. regulator-min-microvolt = <1000000>;
  28. regulator-max-microvolt = <1000000>;
  29. };
  30. cpus_fixed_vproc1: regulator-vproc-buck1 {
  31. compatible = "regulator-fixed";
  32. regulator-name = "vproc_buck1";
  33. regulator-min-microvolt = <1000000>;
  34. regulator-max-microvolt = <1000000>;
  35. };
  36. extcon_usb: extcon_iddig {
  37. compatible = "linux,extcon-usb-gpio";
  38. id-gpios = <&pio 12 GPIO_ACTIVE_HIGH>;
  39. };
  40. extcon_usb1: extcon_iddig1 {
  41. compatible = "linux,extcon-usb-gpio";
  42. id-gpios = <&pio 14 GPIO_ACTIVE_HIGH>;
  43. };
  44. usb_p0_vbus: regulator-usb-p0-vbus {
  45. compatible = "regulator-fixed";
  46. regulator-name = "p0_vbus";
  47. regulator-min-microvolt = <5000000>;
  48. regulator-max-microvolt = <5000000>;
  49. gpio = <&pio 13 GPIO_ACTIVE_HIGH>;
  50. enable-active-high;
  51. };
  52. usb_p1_vbus: regulator-usb-p1-vbus {
  53. compatible = "regulator-fixed";
  54. regulator-name = "p1_vbus";
  55. regulator-min-microvolt = <5000000>;
  56. regulator-max-microvolt = <5000000>;
  57. gpio = <&pio 15 GPIO_ACTIVE_HIGH>;
  58. enable-active-high;
  59. };
  60. usb_p2_vbus: regulator-usb-p2-vbus {
  61. compatible = "regulator-fixed";
  62. regulator-name = "p2_vbus";
  63. regulator-min-microvolt = <5000000>;
  64. regulator-max-microvolt = <5000000>;
  65. gpio = <&pio 16 GPIO_ACTIVE_HIGH>;
  66. enable-active-high;
  67. };
  68. usb_p3_vbus: regulator-usb-p3-vbus {
  69. compatible = "regulator-fixed";
  70. regulator-name = "p3_vbus";
  71. regulator-min-microvolt = <5000000>;
  72. regulator-max-microvolt = <5000000>;
  73. gpio = <&pio 17 GPIO_ACTIVE_HIGH>;
  74. enable-active-high;
  75. regulator-always-on;
  76. };
  77. };
  78. &auxadc {
  79. status = "okay";
  80. };
  81. &cpu0 {
  82. proc-supply = <&cpus_fixed_vproc0>;
  83. };
  84. &cpu1 {
  85. proc-supply = <&cpus_fixed_vproc0>;
  86. };
  87. &cpu2 {
  88. proc-supply = <&cpus_fixed_vproc1>;
  89. };
  90. &eth {
  91. phy-mode = "rgmii-rxid";
  92. phy-handle = <&ethernet_phy0>;
  93. mediatek,tx-delay-ps = <1530>;
  94. snps,reset-gpio = <&pio 87 GPIO_ACTIVE_LOW>;
  95. snps,reset-delays-us = <0 10000 10000>;
  96. pinctrl-names = "default", "sleep";
  97. pinctrl-0 = <&eth_default>;
  98. pinctrl-1 = <&eth_sleep>;
  99. mediatek,mac-wol;
  100. status = "okay";
  101. mdio {
  102. compatible = "snps,dwmac-mdio";
  103. #address-cells = <1>;
  104. #size-cells = <0>;
  105. ethernet_phy0: ethernet-phy@5 {
  106. compatible = "ethernet-phy-id0243.0d90";
  107. reg = <0x5>;
  108. };
  109. };
  110. };
  111. &pio {
  112. eth_default: eth-default-pins {
  113. tx_pins {
  114. pinmux = <MT2712_PIN_71_GBE_TXD3__FUNC_GBE_TXD3>,
  115. <MT2712_PIN_72_GBE_TXD2__FUNC_GBE_TXD2>,
  116. <MT2712_PIN_73_GBE_TXD1__FUNC_GBE_TXD1>,
  117. <MT2712_PIN_74_GBE_TXD0__FUNC_GBE_TXD0>,
  118. <MT2712_PIN_75_GBE_TXC__FUNC_GBE_TXC>,
  119. <MT2712_PIN_76_GBE_TXEN__FUNC_GBE_TXEN>;
  120. drive-strength = <8>;
  121. };
  122. rx_pins {
  123. pinmux = <MT2712_PIN_78_GBE_RXD3__FUNC_GBE_RXD3>,
  124. <MT2712_PIN_79_GBE_RXD2__FUNC_GBE_RXD2>,
  125. <MT2712_PIN_80_GBE_RXD1__FUNC_GBE_RXD1>,
  126. <MT2712_PIN_81_GBE_RXD0__FUNC_GBE_RXD0>,
  127. <MT2712_PIN_82_GBE_RXDV__FUNC_GBE_RXDV>,
  128. <MT2712_PIN_84_GBE_RXC__FUNC_GBE_RXC>;
  129. input-enable;
  130. };
  131. mdio_pins {
  132. pinmux = <MT2712_PIN_85_GBE_MDC__FUNC_GBE_MDC>,
  133. <MT2712_PIN_86_GBE_MDIO__FUNC_GBE_MDIO>;
  134. drive-strength = <8>;
  135. input-enable;
  136. };
  137. };
  138. eth_sleep: eth-sleep-pins {
  139. tx_pins {
  140. pinmux = <MT2712_PIN_71_GBE_TXD3__FUNC_GPIO71>,
  141. <MT2712_PIN_72_GBE_TXD2__FUNC_GPIO72>,
  142. <MT2712_PIN_73_GBE_TXD1__FUNC_GPIO73>,
  143. <MT2712_PIN_74_GBE_TXD0__FUNC_GPIO74>,
  144. <MT2712_PIN_75_GBE_TXC__FUNC_GPIO75>,
  145. <MT2712_PIN_76_GBE_TXEN__FUNC_GPIO76>;
  146. };
  147. rx_pins {
  148. pinmux = <MT2712_PIN_78_GBE_RXD3__FUNC_GPIO78>,
  149. <MT2712_PIN_79_GBE_RXD2__FUNC_GPIO79>,
  150. <MT2712_PIN_80_GBE_RXD1__FUNC_GPIO80>,
  151. <MT2712_PIN_81_GBE_RXD0__FUNC_GPIO81>,
  152. <MT2712_PIN_82_GBE_RXDV__FUNC_GPIO82>,
  153. <MT2712_PIN_84_GBE_RXC__FUNC_GPIO84>;
  154. input-disable;
  155. };
  156. mdio_pins {
  157. pinmux = <MT2712_PIN_85_GBE_MDC__FUNC_GPIO85>,
  158. <MT2712_PIN_86_GBE_MDIO__FUNC_GPIO86>;
  159. input-disable;
  160. bias-disable;
  161. };
  162. };
  163. usb0_id_pins_float: usb0-iddig-pins {
  164. pins_iddig {
  165. pinmux = <MT2712_PIN_12_IDDIG_P0__FUNC_IDDIG_A>;
  166. bias-pull-up;
  167. };
  168. };
  169. usb1_id_pins_float: usb1-iddig-pins {
  170. pins_iddig {
  171. pinmux = <MT2712_PIN_14_IDDIG_P1__FUNC_IDDIG_B>;
  172. bias-pull-up;
  173. };
  174. };
  175. };
  176. &ssusb {
  177. vbus-supply = <&usb_p0_vbus>;
  178. extcon = <&extcon_usb>;
  179. dr_mode = "otg";
  180. wakeup-source;
  181. mediatek,u3p-dis-msk = <0x1>;
  182. //enable-manual-drd;
  183. //maximum-speed = "full-speed";
  184. pinctrl-names = "default";
  185. pinctrl-0 = <&usb0_id_pins_float>;
  186. status = "okay";
  187. };
  188. &ssusb1 {
  189. vbus-supply = <&usb_p1_vbus>;
  190. extcon = <&extcon_usb1>;
  191. dr_mode = "otg";
  192. //mediatek,u3p-dis-msk = <0x1>;
  193. enable-manual-drd;
  194. wakeup-source;
  195. //maximum-speed = "full-speed";
  196. pinctrl-names = "default";
  197. pinctrl-0 = <&usb1_id_pins_float>;
  198. status = "okay";
  199. };
  200. &uart0 {
  201. status = "okay";
  202. };
  203. &usb_host0 {
  204. vbus-supply = <&usb_p2_vbus>;
  205. status = "okay";
  206. };
  207. &usb_host1 {
  208. status = "okay";
  209. };