head-sa1100.S 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * linux/arch/arm/boot/compressed/head-sa1100.S
  4. *
  5. * Copyright (C) 1999 Nicolas Pitre <nico@fluxnic.net>
  6. *
  7. * SA1100 specific tweaks. This is merged into head.S by the linker.
  8. *
  9. */
  10. #include <linux/linkage.h>
  11. #include <asm/mach-types.h>
  12. .section ".start", "ax"
  13. .arch armv4
  14. __SA1100_start:
  15. @ Preserve r8/r7 i.e. kernel entry values
  16. #ifdef CONFIG_SA1100_COLLIE
  17. mov r7, #MACH_TYPE_COLLIE
  18. #endif
  19. mrc p15, 0, r0, c1, c0, 0 @ read control reg
  20. ands r0, r0, #0x0d
  21. beq 99f
  22. @ Data cache might be active.
  23. @ Be sure to flush kernel binary out of the cache,
  24. @ whatever state it is, before it is turned off.
  25. @ This is done by fetching through currently executed
  26. @ memory to be sure we hit the same cache.
  27. bic r2, pc, #0x1f
  28. add r3, r2, #0x4000 @ 16 kb is quite enough...
  29. 1: ldr r0, [r2], #32
  30. teq r2, r3
  31. bne 1b
  32. mcr p15, 0, r0, c7, c10, 4 @ drain WB
  33. mcr p15, 0, r0, c7, c7, 0 @ flush I & D caches
  34. @ disabling MMU and caches
  35. mrc p15, 0, r0, c1, c0, 0 @ read control reg
  36. bic r0, r0, #0x0d @ clear WB, DC, MMU
  37. bic r0, r0, #0x1000 @ clear Icache
  38. mcr p15, 0, r0, c1, c0, 0
  39. 99: