zl3073x.rst 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. .. SPDX-License-Identifier: GPL-2.0
  2. =======================
  3. zl3073x devlink support
  4. =======================
  5. This document describes the devlink features implemented by the ``zl3073x``
  6. device driver.
  7. Parameters
  8. ==========
  9. .. list-table:: Generic parameters implemented
  10. :widths: 5 5 90
  11. * - Name
  12. - Mode
  13. - Notes
  14. * - ``clock_id``
  15. - driverinit
  16. - Set the clock ID that is used by the driver for registering DPLL devices
  17. and pins.
  18. Info versions
  19. =============
  20. The ``zl3073x`` driver reports the following versions
  21. .. list-table:: devlink info versions implemented
  22. :widths: 5 5 5 90
  23. * - Name
  24. - Type
  25. - Example
  26. - Description
  27. * - ``asic.id``
  28. - fixed
  29. - 1E94
  30. - Chip identification number
  31. * - ``asic.rev``
  32. - fixed
  33. - 300
  34. - Chip revision number
  35. * - ``fw``
  36. - running
  37. - 7006
  38. - Firmware version number
  39. * - ``custom_cfg``
  40. - running
  41. - 1.3.0.1
  42. - Device configuration version customized by OEM
  43. Flash Update
  44. ============
  45. The ``zl3073x`` driver implements support for flash update using the
  46. ``devlink-flash`` interface. It supports updating the device flash using a
  47. combined flash image ("bundle") that contains multiple components (firmware
  48. parts and configurations).
  49. During the flash procedure, the standard firmware interface is not available,
  50. so the driver unregisters all DPLLs and associated pins, and re-registers them
  51. once the flash procedure is complete.
  52. The driver does not support any overwrite mask flags.