spi-xilinx.yaml 1.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/spi/spi-xilinx.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Xilinx SPI controller
  7. maintainers:
  8. - Michal Simek <michal.simek@amd.com>
  9. allOf:
  10. - $ref: spi-controller.yaml#
  11. properties:
  12. compatible:
  13. enum:
  14. - xlnx,xps-spi-2.00.a
  15. - xlnx,xps-spi-2.00.b
  16. - xlnx,axi-quad-spi-1.00.a
  17. reg:
  18. maxItems: 1
  19. interrupts:
  20. maxItems: 1
  21. xlnx,num-ss-bits:
  22. description: Number of chip selects used.
  23. minimum: 1
  24. maximum: 32
  25. xlnx,num-transfer-bits:
  26. description: Number of bits per transfer. This will be 8 if not specified.
  27. enum: [8, 16, 32]
  28. default: 8
  29. required:
  30. - compatible
  31. - reg
  32. unevaluatedProperties: false
  33. examples:
  34. - |
  35. spi0: spi@41e00000 {
  36. compatible = "xlnx,xps-spi-2.00.a";
  37. interrupt-parent = <&intc>;
  38. interrupts = <0 31 1>;
  39. reg = <0x41e00000 0x10000>;
  40. xlnx,num-ss-bits = <0x1>;
  41. xlnx,num-transfer-bits = <32>;
  42. };
  43. ...