smsc,lan91c111.yaml 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. # SPDX-License-Identifier: GPL-2.0
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/net/smsc,lan91c111.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Smart Mixed-Signal Connectivity (SMSC) LAN91C9x/91C1xx Controller
  7. maintainers:
  8. - Nicolas Pitre <nico@fluxnic.net>
  9. allOf:
  10. - $ref: ethernet-controller.yaml#
  11. properties:
  12. compatible:
  13. const: smsc,lan91c111
  14. reg:
  15. maxItems: 1
  16. interrupts:
  17. maxItems: 1
  18. reg-shift: true
  19. reg-io-width:
  20. enum: [ 1, 2, 4 ]
  21. default: 4
  22. reset-gpios:
  23. description: GPIO connected to control RESET pin
  24. maxItems: 1
  25. power-gpios:
  26. description: GPIO connect to control PWRDWN pin
  27. maxItems: 1
  28. pxa-u16-align4:
  29. description: put in place the workaround the force all u16 writes to be
  30. 32 bits aligned
  31. type: boolean
  32. required:
  33. - compatible
  34. - reg
  35. - interrupts
  36. unevaluatedProperties: false
  37. examples:
  38. - |
  39. #include <dt-bindings/interrupt-controller/arm-gic.h>
  40. ethernet@4010000 {
  41. compatible = "smsc,lan91c111";
  42. reg = <0x40100000 0x10000>;
  43. phy-mode = "mii";
  44. interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
  45. reg-io-width = <2>;
  46. };