ingenic,mac.yaml 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/net/ingenic,mac.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: MAC in Ingenic SoCs
  7. maintainers:
  8. - 周琰杰 (Zhou Yanjie) <zhouyanjie@wanyeetech.com>
  9. description:
  10. The Ethernet Media Access Controller in Ingenic SoCs.
  11. properties:
  12. compatible:
  13. enum:
  14. - ingenic,jz4775-mac
  15. - ingenic,x1000-mac
  16. - ingenic,x1600-mac
  17. - ingenic,x1830-mac
  18. - ingenic,x2000-mac
  19. reg:
  20. maxItems: 1
  21. interrupts:
  22. maxItems: 1
  23. interrupt-names:
  24. const: macirq
  25. clocks:
  26. maxItems: 1
  27. clock-names:
  28. const: stmmaceth
  29. mode-reg:
  30. $ref: /schemas/types.yaml#/definitions/phandle
  31. description: An extra syscon register that control ethernet interface and timing delay
  32. rx-clk-delay-ps:
  33. description: RGMII receive clock delay defined in pico seconds
  34. tx-clk-delay-ps:
  35. description: RGMII transmit clock delay defined in pico seconds
  36. required:
  37. - compatible
  38. - reg
  39. - interrupts
  40. - interrupt-names
  41. - clocks
  42. - clock-names
  43. - mode-reg
  44. additionalProperties: false
  45. examples:
  46. - |
  47. #include <dt-bindings/clock/ingenic,x1000-cgu.h>
  48. mac: ethernet@134b0000 {
  49. compatible = "ingenic,x1000-mac";
  50. reg = <0x134b0000 0x2000>;
  51. interrupt-parent = <&intc>;
  52. interrupts = <55>;
  53. interrupt-names = "macirq";
  54. clocks = <&cgu X1000_CLK_MAC>;
  55. clock-names = "stmmaceth";
  56. mode-reg = <&mac_phy_ctrl>;
  57. };
  58. ...