brcm,bcm6358-gpio-sysctl.yaml 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/mfd/brcm,bcm6358-gpio-sysctl.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Broadcom BCM6358 GPIO System Controller
  7. maintainers:
  8. - Álvaro Fernández Rojas <noltari@gmail.com>
  9. - Jonas Gorski <jonas.gorski@gmail.com>
  10. description:
  11. Broadcom BCM6358 SoC GPIO system controller which provides a register map
  12. for controlling the GPIO and pins of the SoC.
  13. properties:
  14. "#address-cells": true
  15. "#size-cells": true
  16. compatible:
  17. items:
  18. - const: brcm,bcm6358-gpio-sysctl
  19. - const: syscon
  20. - const: simple-mfd
  21. ranges:
  22. maxItems: 1
  23. reg:
  24. maxItems: 1
  25. patternProperties:
  26. "^gpio@[0-9a-f]+$":
  27. # Child node
  28. type: object
  29. $ref: /schemas/gpio/brcm,bcm63xx-gpio.yaml
  30. description:
  31. GPIO controller for the SoC GPIOs. This child node definition
  32. should follow the bindings specified in
  33. Documentation/devicetree/bindings/gpio/brcm,bcm63xx-gpio.yaml.
  34. "^pinctrl@[0-9a-f]+$":
  35. # Child node
  36. type: object
  37. $ref: /schemas/pinctrl/brcm,bcm6358-pinctrl.yaml
  38. description:
  39. Pin controller for the SoC pins. This child node definition
  40. should follow the bindings specified in
  41. Documentation/devicetree/bindings/pinctrl/brcm,bcm6358-pinctrl.yaml.
  42. required:
  43. - "#address-cells"
  44. - compatible
  45. - ranges
  46. - reg
  47. - "#size-cells"
  48. additionalProperties: false
  49. examples:
  50. - |
  51. syscon@fffe0080 {
  52. #address-cells = <1>;
  53. #size-cells = <1>;
  54. compatible = "brcm,bcm6358-gpio-sysctl", "syscon", "simple-mfd";
  55. reg = <0xfffe0080 0x80>;
  56. ranges = <0 0xfffe0080 0x80>;
  57. gpio@0 {
  58. compatible = "brcm,bcm6358-gpio";
  59. reg-names = "dirout", "dat";
  60. reg = <0x0 0x8>, <0x8 0x8>;
  61. gpio-controller;
  62. gpio-ranges = <&pinctrl 0 0 40>;
  63. #gpio-cells = <2>;
  64. };
  65. pinctrl: pinctrl@18 {
  66. compatible = "brcm,bcm6358-pinctrl";
  67. reg = <0x18 0x4>;
  68. pinctrl_ebi_cs: ebi_cs-pins {
  69. function = "ebi_cs";
  70. groups = "ebi_cs_grp";
  71. };
  72. pinctrl_uart1: uart1-pins {
  73. function = "uart1";
  74. groups = "uart1_grp";
  75. };
  76. pinctrl_serial_led: serial_led-pins {
  77. function = "serial_led";
  78. groups = "serial_led_grp";
  79. };
  80. pinctrl_legacy_led: legacy_led-pins {
  81. function = "legacy_led";
  82. groups = "legacy_led_grp";
  83. };
  84. pinctrl_led: led-pins {
  85. function = "led";
  86. groups = "led_grp";
  87. };
  88. pinctrl_spi_cs_23: spi_cs-pins {
  89. function = "spi_cs";
  90. groups = "spi_cs_grp";
  91. };
  92. pinctrl_utopia: utopia-pins {
  93. function = "utopia";
  94. groups = "utopia_grp";
  95. };
  96. pinctrl_pwm_syn_clk: pwm_syn_clk-pins {
  97. function = "pwm_syn_clk";
  98. groups = "pwm_syn_clk_grp";
  99. };
  100. pinctrl_sys_irq: sys_irq-pins {
  101. function = "sys_irq";
  102. groups = "sys_irq_grp";
  103. };
  104. };
  105. };