nvidia,tegra20-fuse.yaml 1.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/fuse/nvidia,tegra20-fuse.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: NVIDIA Tegra FUSE block
  7. maintainers:
  8. - Thierry Reding <thierry.reding@gmail.com>
  9. - Jon Hunter <jonathanh@nvidia.com>
  10. properties:
  11. compatible:
  12. oneOf:
  13. - enum:
  14. - nvidia,tegra20-efuse
  15. - nvidia,tegra30-efuse
  16. - nvidia,tegra114-efuse
  17. - nvidia,tegra124-efuse
  18. - nvidia,tegra210-efuse
  19. - nvidia,tegra186-efuse
  20. - nvidia,tegra194-efuse
  21. - nvidia,tegra234-efuse
  22. - items:
  23. - const: nvidia,tegra132-efuse
  24. - const: nvidia,tegra124-efuse
  25. reg:
  26. maxItems: 1
  27. clocks:
  28. maxItems: 1
  29. clock-names:
  30. items:
  31. - const: fuse
  32. resets:
  33. maxItems: 1
  34. reset-names:
  35. items:
  36. - const: fuse
  37. operating-points-v2: true
  38. power-domains:
  39. items:
  40. - description: phandle to the core power domain
  41. additionalProperties: false
  42. required:
  43. - compatible
  44. - reg
  45. - clocks
  46. - clock-names
  47. if:
  48. properties:
  49. compatible:
  50. contains:
  51. enum:
  52. - nvidia,tegra20-efuse
  53. - nvidia,tegra30-efuse
  54. - nvidia,tegra114-efuse
  55. - nvidia,tegra124-efuse
  56. - nvidia,tegra132-efuse
  57. - nvidia,tegra210-efuse
  58. then:
  59. required:
  60. - resets
  61. - reset-names
  62. examples:
  63. - |
  64. #include <dt-bindings/clock/tegra20-car.h>
  65. fuse@7000f800 {
  66. compatible = "nvidia,tegra20-efuse";
  67. reg = <0x7000f800 0x400>;
  68. clocks = <&tegra_car TEGRA20_CLK_FUSE>;
  69. clock-names = "fuse";
  70. resets = <&tegra_car 39>;
  71. reset-names = "fuse";
  72. };