mediatek,mt8186-dsp.yaml 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/dsp/mediatek,mt8186-dsp.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: MediaTek mt8186 DSP core
  7. maintainers:
  8. - AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
  9. description: |
  10. MediaTek mt8186 SoC contains a DSP core used for
  11. advanced pre- and post- audio processing.
  12. properties:
  13. compatible:
  14. enum:
  15. - mediatek,mt8186-dsp
  16. - mediatek,mt8188-dsp
  17. reg:
  18. items:
  19. - description: Address and size of the DSP config registers
  20. - description: Address and size of the DSP SRAM
  21. - description: Address and size of the DSP secure registers
  22. - description: Address and size of the DSP bus registers
  23. reg-names:
  24. items:
  25. - const: cfg
  26. - const: sram
  27. - const: sec
  28. - const: bus
  29. clocks:
  30. items:
  31. - description: mux for audio dsp clock
  32. - description: mux for audio dsp local bus
  33. clock-names:
  34. items:
  35. - const: audiodsp
  36. - const: adsp_bus
  37. power-domains:
  38. maxItems: 1
  39. mboxes:
  40. items:
  41. - description: mailbox for receiving audio DSP requests.
  42. - description: mailbox for transmitting requests to audio DSP.
  43. mbox-names:
  44. items:
  45. - const: rx
  46. - const: tx
  47. memory-region:
  48. items:
  49. - description: dma buffer between host and DSP.
  50. - description: DSP system memory.
  51. required:
  52. - compatible
  53. - reg
  54. - reg-names
  55. - clocks
  56. - clock-names
  57. - power-domains
  58. - mbox-names
  59. - mboxes
  60. additionalProperties: false
  61. examples:
  62. - |
  63. #include <dt-bindings/clock/mt8186-clk.h>
  64. dsp@10680000 {
  65. compatible = "mediatek,mt8186-dsp";
  66. reg = <0x10680000 0x2000>,
  67. <0x10800000 0x100000>,
  68. <0x1068b000 0x100>,
  69. <0x1068f000 0x1000>;
  70. reg-names = "cfg", "sram", "sec", "bus";
  71. clocks = <&topckgen CLK_TOP_AUDIODSP>,
  72. <&topckgen CLK_TOP_ADSP_BUS>;
  73. clock-names = "audiodsp",
  74. "adsp_bus";
  75. power-domains = <&spm 6>;
  76. mbox-names = "rx", "tx";
  77. mboxes = <&adsp_mailbox0>, <&adsp_mailbox1>;
  78. };