intel,keembay-ocs-ecc.yaml 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/crypto/intel,keembay-ocs-ecc.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: Intel Keem Bay OCS ECC
  7. maintainers:
  8. - Daniele Alessandrelli <daniele.alessandrelli@intel.com>
  9. - Prabhjot Khurana <prabhjot.khurana@intel.com>
  10. description:
  11. The Intel Keem Bay Offload and Crypto Subsystem (OCS) Elliptic Curve
  12. Cryptography (ECC) device provides hardware acceleration for elliptic curve
  13. cryptography using the NIST P-256 and NIST P-384 elliptic curves.
  14. properties:
  15. compatible:
  16. const: intel,keembay-ocs-ecc
  17. reg:
  18. maxItems: 1
  19. interrupts:
  20. maxItems: 1
  21. clocks:
  22. maxItems: 1
  23. required:
  24. - compatible
  25. - reg
  26. - interrupts
  27. - clocks
  28. additionalProperties: false
  29. examples:
  30. - |
  31. #include <dt-bindings/interrupt-controller/arm-gic.h>
  32. crypto@30001000 {
  33. compatible = "intel,keembay-ocs-ecc";
  34. reg = <0x30001000 0x1000>;
  35. interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
  36. clocks = <&scmi_clk 95>;
  37. };