cci-control-port.yaml 777 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. # SPDX-License-Identifier: GPL-2.0
  2. %YAML 1.2
  3. ---
  4. $id: http://devicetree.org/schemas/arm/cci-control-port.yaml#
  5. $schema: http://devicetree.org/meta-schemas/core.yaml#
  6. title: CCI Interconnect Bus Masters
  7. maintainers:
  8. - Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
  9. description: |
  10. Masters in the device tree connected to a CCI port (inclusive of CPUs
  11. and their cpu nodes).
  12. select: true
  13. properties:
  14. cci-control-port:
  15. $ref: /schemas/types.yaml#/definitions/phandle
  16. additionalProperties: true
  17. examples:
  18. - |
  19. cpus {
  20. #address-cells = <1>;
  21. #size-cells = <0>;
  22. cpu@0 {
  23. compatible = "arm,cortex-a15";
  24. device_type = "cpu";
  25. cci-control-port = <&cci_control1>;
  26. reg = <0>;
  27. };
  28. };
  29. ...