1
0

generated_static_table_fourcc.h 3.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /* AUTOMATICALLY GENERATED by gen_table_fourcc.py. You should modify
  2. that script instead of adding here entries manually! */
  3. static const struct drmFormatModifierInfo drm_format_modifier_table[] = {
  4. { DRM_MODIFIER_INVALID(NONE, INVALID) },
  5. { DRM_MODIFIER_LINEAR(NONE, LINEAR) },
  6. { DRM_MODIFIER_INTEL(X_TILED, X_TILED) },
  7. { DRM_MODIFIER_INTEL(Y_TILED, Y_TILED) },
  8. { DRM_MODIFIER_INTEL(Yf_TILED, Yf_TILED) },
  9. { DRM_MODIFIER_INTEL(Y_TILED_CCS, Y_TILED_CCS) },
  10. { DRM_MODIFIER_INTEL(Yf_TILED_CCS, Yf_TILED_CCS) },
  11. { DRM_MODIFIER_INTEL(Y_TILED_GEN12_RC_CCS, Y_TILED_GEN12_RC_CCS) },
  12. { DRM_MODIFIER_INTEL(Y_TILED_GEN12_MC_CCS, Y_TILED_GEN12_MC_CCS) },
  13. { DRM_MODIFIER_INTEL(Y_TILED_GEN12_RC_CCS_CC, Y_TILED_GEN12_RC_CCS_CC) },
  14. { DRM_MODIFIER_INTEL(4_TILED, 4_TILED) },
  15. { DRM_MODIFIER_INTEL(4_TILED_DG2_RC_CCS, 4_TILED_DG2_RC_CCS) },
  16. { DRM_MODIFIER_INTEL(4_TILED_DG2_MC_CCS, 4_TILED_DG2_MC_CCS) },
  17. { DRM_MODIFIER_INTEL(4_TILED_DG2_RC_CCS_CC, 4_TILED_DG2_RC_CCS_CC) },
  18. { DRM_MODIFIER_INTEL(4_TILED_MTL_RC_CCS, 4_TILED_MTL_RC_CCS) },
  19. { DRM_MODIFIER_INTEL(4_TILED_MTL_MC_CCS, 4_TILED_MTL_MC_CCS) },
  20. { DRM_MODIFIER_INTEL(4_TILED_MTL_RC_CCS_CC, 4_TILED_MTL_RC_CCS_CC) },
  21. { DRM_MODIFIER_INTEL(4_TILED_LNL_CCS, 4_TILED_LNL_CCS) },
  22. { DRM_MODIFIER_INTEL(4_TILED_BMG_CCS, 4_TILED_BMG_CCS) },
  23. { DRM_MODIFIER(SAMSUNG, 64_32_TILE, 64_32_TILE) },
  24. { DRM_MODIFIER(SAMSUNG, 16_16_TILE, 16_16_TILE) },
  25. { DRM_MODIFIER(QCOM, COMPRESSED, COMPRESSED) },
  26. { DRM_MODIFIER(QCOM, TILED3, TILED3) },
  27. { DRM_MODIFIER(QCOM, TILED2, TILED2) },
  28. { DRM_MODIFIER(VIVANTE, TILED, TILED) },
  29. { DRM_MODIFIER(VIVANTE, SUPER_TILED, SUPER_TILED) },
  30. { DRM_MODIFIER(VIVANTE, SPLIT_TILED, SPLIT_TILED) },
  31. { DRM_MODIFIER(VIVANTE, SPLIT_SUPER_TILED, SPLIT_SUPER_TILED) },
  32. { DRM_MODIFIER(NVIDIA, TEGRA_TILED, TEGRA_TILED) },
  33. { DRM_MODIFIER(NVIDIA, 16BX2_BLOCK_ONE_GOB, 16BX2_BLOCK_ONE_GOB) },
  34. { DRM_MODIFIER(NVIDIA, 16BX2_BLOCK_TWO_GOB, 16BX2_BLOCK_TWO_GOB) },
  35. { DRM_MODIFIER(NVIDIA, 16BX2_BLOCK_FOUR_GOB, 16BX2_BLOCK_FOUR_GOB) },
  36. { DRM_MODIFIER(NVIDIA, 16BX2_BLOCK_EIGHT_GOB, 16BX2_BLOCK_EIGHT_GOB) },
  37. { DRM_MODIFIER(NVIDIA, 16BX2_BLOCK_SIXTEEN_GOB, 16BX2_BLOCK_SIXTEEN_GOB) },
  38. { DRM_MODIFIER(NVIDIA, 16BX2_BLOCK_THIRTYTWO_GOB, 16BX2_BLOCK_THIRTYTWO_GOB) },
  39. { DRM_MODIFIER(BROADCOM, VC4_T_TILED, VC4_T_TILED) },
  40. { DRM_MODIFIER(BROADCOM, SAND32, SAND32) },
  41. { DRM_MODIFIER(BROADCOM, SAND64, SAND64) },
  42. { DRM_MODIFIER(BROADCOM, SAND128, SAND128) },
  43. { DRM_MODIFIER(BROADCOM, SAND256, SAND256) },
  44. { DRM_MODIFIER(BROADCOM, UIF, UIF) },
  45. { DRM_MODIFIER(ARM, 16X16_BLOCK_U_INTERLEAVED, 16X16_BLOCK_U_INTERLEAVED) },
  46. { DRM_MODIFIER(ARM, INTERLEAVED_64K, INTERLEAVED_64K) },
  47. { DRM_MODIFIER(ALLWINNER, TILED, TILED) },
  48. { DRM_MODIFIER(APPLE, GPU_TILED, GPU_TILED) },
  49. { DRM_MODIFIER(APPLE, GPU_TILED_COMPRESSED, GPU_TILED_COMPRESSED) },
  50. };
  51. static const struct drmFormatModifierVendorInfo drm_format_modifier_vendor_table[] = {
  52. { DRM_FORMAT_MOD_VENDOR_NONE, "NONE" },
  53. { DRM_FORMAT_MOD_VENDOR_INTEL, "INTEL" },
  54. { DRM_FORMAT_MOD_VENDOR_AMD, "AMD" },
  55. { DRM_FORMAT_MOD_VENDOR_NVIDIA, "NVIDIA" },
  56. { DRM_FORMAT_MOD_VENDOR_SAMSUNG, "SAMSUNG" },
  57. { DRM_FORMAT_MOD_VENDOR_QCOM, "QCOM" },
  58. { DRM_FORMAT_MOD_VENDOR_VIVANTE, "VIVANTE" },
  59. { DRM_FORMAT_MOD_VENDOR_BROADCOM, "BROADCOM" },
  60. { DRM_FORMAT_MOD_VENDOR_ARM, "ARM" },
  61. { DRM_FORMAT_MOD_VENDOR_ALLWINNER, "ALLWINNER" },
  62. { DRM_FORMAT_MOD_VENDOR_AMLOGIC, "AMLOGIC" },
  63. { DRM_FORMAT_MOD_VENDOR_MTK, "MTK" },
  64. { DRM_FORMAT_MOD_VENDOR_APPLE, "APPLE" },
  65. };