Kconfig 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175
  1. # SPDX-License-Identifier: GPL-2.0
  2. # Intel pin control drivers
  3. menu "Intel pinctrl drivers"
  4. depends on (ACPI && X86) || COMPILE_TEST
  5. config PINCTRL_BAYTRAIL
  6. bool "Intel Baytrail GPIO pin control"
  7. select PINCTRL_INTEL
  8. help
  9. driver for memory mapped GPIO functionality on Intel Baytrail
  10. platforms. Supports 3 banks with 102, 28 and 44 gpios.
  11. Most pins are usually muxed to some other functionality by firmware,
  12. so only a small amount is available for gpio use.
  13. Requires ACPI device enumeration code to set up a platform device.
  14. config PINCTRL_CHERRYVIEW
  15. tristate "Intel Cherryview/Braswell pinctrl and GPIO driver"
  16. select PINCTRL_INTEL
  17. help
  18. Cherryview/Braswell pinctrl driver provides an interface that
  19. allows configuring of SoC pins and using them as GPIOs.
  20. config PINCTRL_LYNXPOINT
  21. tristate "Intel Lynxpoint pinctrl and GPIO driver"
  22. select PINCTRL_INTEL
  23. help
  24. Lynxpoint is the PCH of Intel Haswell. This pinctrl driver
  25. provides an interface that allows configuring of PCH pins and
  26. using them as GPIOs.
  27. config PINCTRL_INTEL
  28. tristate
  29. select PINMUX
  30. select PINCONF
  31. select GENERIC_PINCONF
  32. select GPIOLIB
  33. select GPIOLIB_IRQCHIP
  34. config PINCTRL_INTEL_PLATFORM
  35. tristate "Intel pinctrl and GPIO platform driver"
  36. select PINCTRL_INTEL
  37. help
  38. This pinctrl driver provides an interface that allows configuring
  39. of Intel PCH pins and using them as GPIOs. Currently the following
  40. Intel SoCs / platforms require this to be functional:
  41. - Lunar Lake
  42. - Nova Lake
  43. - Panther Lake
  44. config PINCTRL_ALDERLAKE
  45. tristate "Intel Alder Lake pinctrl and GPIO driver"
  46. select PINCTRL_INTEL
  47. help
  48. This pinctrl driver provides an interface that allows configuring
  49. PCH pins of the following platforms and using them as GPIOs:
  50. - Alder Lake HX, N, and S
  51. - Raptor Lake HX, E, and S
  52. - Twin Lake
  53. config PINCTRL_BROXTON
  54. tristate "Intel Broxton pinctrl and GPIO driver"
  55. select PINCTRL_INTEL
  56. help
  57. Broxton pinctrl driver provides an interface that allows
  58. configuring of SoC pins and using them as GPIOs.
  59. config PINCTRL_CANNONLAKE
  60. tristate "Intel Cannon Lake PCH pinctrl and GPIO driver"
  61. select PINCTRL_INTEL
  62. help
  63. This pinctrl driver provides an interface that allows configuring
  64. of Intel Cannon Lake PCH pins and using them as GPIOs.
  65. config PINCTRL_CEDARFORK
  66. tristate "Intel Cedar Fork pinctrl and GPIO driver"
  67. select PINCTRL_INTEL
  68. help
  69. This pinctrl driver provides an interface that allows configuring
  70. of Intel Cedar Fork PCH pins and using them as GPIOs.
  71. config PINCTRL_DENVERTON
  72. tristate "Intel Denverton pinctrl and GPIO driver"
  73. select PINCTRL_INTEL
  74. help
  75. This pinctrl driver provides an interface that allows configuring
  76. of Intel Denverton SoC pins and using them as GPIOs.
  77. config PINCTRL_ELKHARTLAKE
  78. tristate "Intel Elkhart Lake SoC pinctrl and GPIO driver"
  79. select PINCTRL_INTEL
  80. help
  81. This pinctrl driver provides an interface that allows configuring
  82. of Intel Elkhart Lake SoC pins and using them as GPIOs.
  83. config PINCTRL_EMMITSBURG
  84. tristate "Intel Emmitsburg pinctrl and GPIO driver"
  85. select PINCTRL_INTEL
  86. help
  87. This pinctrl driver provides an interface that allows configuring
  88. of Intel Emmitsburg pins and using them as GPIOs.
  89. config PINCTRL_GEMINILAKE
  90. tristate "Intel Gemini Lake SoC pinctrl and GPIO driver"
  91. select PINCTRL_INTEL
  92. help
  93. This pinctrl driver provides an interface that allows configuring
  94. of Intel Gemini Lake SoC pins and using them as GPIOs.
  95. config PINCTRL_ICELAKE
  96. tristate "Intel Ice Lake PCH pinctrl and GPIO driver"
  97. select PINCTRL_INTEL
  98. help
  99. This pinctrl driver provides an interface that allows configuring
  100. of Intel Ice Lake PCH pins and using them as GPIOs.
  101. config PINCTRL_JASPERLAKE
  102. tristate "Intel Jasper Lake PCH pinctrl and GPIO driver"
  103. select PINCTRL_INTEL
  104. help
  105. This pinctrl driver provides an interface that allows configuring
  106. of Intel Jasper Lake PCH pins and using them as GPIOs.
  107. config PINCTRL_LAKEFIELD
  108. tristate "Intel Lakefield SoC pinctrl and GPIO driver"
  109. select PINCTRL_INTEL
  110. help
  111. This pinctrl driver provides an interface that allows configuring
  112. of Intel Lakefield SoC pins and using them as GPIOs.
  113. config PINCTRL_LEWISBURG
  114. tristate "Intel Lewisburg pinctrl and GPIO driver"
  115. select PINCTRL_INTEL
  116. help
  117. This pinctrl driver provides an interface that allows configuring
  118. of Intel Lewisburg pins and using them as GPIOs.
  119. config PINCTRL_METEORLAKE
  120. tristate "Intel Meteor Lake pinctrl and GPIO driver"
  121. select PINCTRL_INTEL
  122. help
  123. This pinctrl driver provides an interface that allows configuring
  124. SoC pins of the following platforms and using them as GPIOs:
  125. - Arrow Lake (all variants)
  126. - Meteor Lake (all variants)
  127. config PINCTRL_METEORPOINT
  128. tristate "Intel Meteor Point pinctrl and GPIO driver"
  129. select PINCTRL_INTEL
  130. help
  131. This pinctrl driver provides an interface that allows configuring
  132. PCH pins of the following platforms and using them as GPIOs:
  133. - Arrow Lake HX and S
  134. config PINCTRL_SUNRISEPOINT
  135. tristate "Intel Sunrisepoint pinctrl and GPIO driver"
  136. select PINCTRL_INTEL
  137. help
  138. Sunrisepoint is the PCH of Intel Skylake. This pinctrl driver
  139. provides an interface that allows configuring of PCH pins and
  140. using them as GPIOs.
  141. config PINCTRL_TIGERLAKE
  142. tristate "Intel Tiger Lake pinctrl and GPIO driver"
  143. select PINCTRL_INTEL
  144. help
  145. This pinctrl driver provides an interface that allows configuring
  146. PCH pins of the following platforms and using them as GPIOs:
  147. - Alder Lake H, P, PS, and U
  148. - Raptor Lake H, P, PS, PX, and U
  149. - Rocket Lake S
  150. - Tiger Lake (all variants)
  151. source "drivers/pinctrl/intel/Kconfig.tng"
  152. endmenu